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Abstract
This master thesis presents the design and implementation of an Envelope Tracking
(ET) transmitter including an envelope ampliﬁer based on switched power ampliﬁers
and algorithms for slew-rate and bandwidth reduction. The ET transmitter here pre-
sented constitutes a research environment that will allow investigate possible solutions
to solve the linearity-eﬃciency trade-oﬀ of the power ampliﬁers. The design and imple-
mentation of the envelope ampliﬁer includes commercial switching devices driven by
pulsed signals generated by a Field Programmable Gate Array (FPGA). The pulsed sig-
nals are modulated using Pulse Width Modulation (PWM) and Delta-Sigma Modula-
tion (∆−Σ M) aimed to achieve a high eﬃcient ampliﬁcation. The signals, amplitudes,
modulation frequencies and bandwidths used during the design and implementation are
compatible with current communications standards.
This master thesis also presents a new algorithm for reduction of the envelope
bandwidth as well as improvements over the existing slew-rate reduction algorithm
presented in [1]. These improvements were implemented in the FPGA and validated
in the implemented transmitter.
Results show that switching ampliﬁcation is limited by the availability of cur-
rent technologies in this ﬁeld and the algorithms for reducing slew rate and bandwidth
of the envelope are suitable to overcome this limitation while new technologies allow
higher switching frequencies.
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Chapter 1
Introduction
The necessity for high speed data rates and high spectral eﬃciency in communica-
tions technologies is pushing new communications standards to use linear modulations
schemes like band-limited BPSK, QPSK, and multilevel QAM in combination with
techniques as Orthogonal Frequency Division Multiplexing (OFDM). On the one hand,
OFDM oﬀers high data transmission rate (several Mega bauds) and is robust on multi-
path scenarios. However, as a counterpart for its transmission, the modulated radio
signal exhibits rapid envelope variations.
Standard
Launch
year
Typical carrier
BW (MHz)
Typical spectral
eﬃciency (bit/sec/Hz)
Approximated
PAPR (dB)
2G cellular GSM 1991 0.2 0.17 0.0
Digital TV DVB-H 2007 8.0 0.28 8.0
2.75G cellular EDGE 2003 0.2 0.33 3.5
3G cellular WCDMA FDD 2001 5.0 0.51 7.0
Digital TV DVB-T 1997 8.0 0.55 8.0
Wi-Fi IEEE 802.11 a/g 2003 20 0.90 9.0
WIMAX IEEE 802.16d 2004 20 1.20 8.5
Wi-Fi IEEE 802.11n 2007 20 2.40 9.0
3.5G cellular HSDPA 2007 5.0 2.88 8.0
3.9G cellular LTE 2009 20 8.00 10.0
Table 1.1: Comparison of the modulation characteristics and bandwidths of typical mobile
wireless transmitters and communications standards [2]
These envelope variations produce an average value lower than its peak value.
Having in mind that this signal goes through the power ampliﬁer (PA), this implies an
average output power lower than its maximum peak output power. The ratio between
this two is known as the Peak to Average Power Ratio (PAPR), and as Table 1.1 shows,
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2for newer communications standards their PAPR values are becoming higher, in fact,
the better the spectral eﬃciency is the higher the PAPR is.
1.1 Linearity-efficiency problem for PA in current communication
standards
When a linear PA -class A, AB, B- is used to amplify the radio signal, high PAPRs
values force to operate the PA at high back-oﬀ levels to avoid distortions on the linear
modulations. Such approach implies a poor eﬃcient ampliﬁcation, since the PA ampli-
ﬁes a signal below the maximum possible and therefore, spends more time operating
below its maximum eﬃciency. The non-used energy on the ampliﬁcation is dissipated
as heat reducing the life time of the battery, in the case of mobile devices, and increas-
ing the costs due to the additional cooling system that is required, in the case of base
stations.
On the other hand, a high eﬃcient ampliﬁcation could be achieved using
switched PA (SPA) (Class C, D, E, F). In this case, it is possible to reach (theo-
retically) 100% eﬃciency. However, switched ampliﬁcation is highly non-linear and
therefore, matter of concern because the newer generation standards use linear modu-
lations schemes that should be linearly ampliﬁed. In this way arises a trade-oﬀ between
eﬃciency and linear ampliﬁcation. It could be achieved either a highly linear ampliﬁca-
tion with poor eﬃciency or a high eﬃcient ampliﬁcation with non-linear distortions.
The linearity-eﬃciency problem has been widely studied on the literature.
Given the fact that SPAs are highly eﬃcient, but non-linear, some structures try to take
advantage of this, creating conﬁgurations to achieve a linear ampliﬁcation. This is the
case of architectures like Linear Ampliﬁcation Using Non-Linear Components (LINC)
[3], Combined Analog Locked Loop Universal Modulator (CALLUM) [4], and Envelope
Elimination and Restoration (EER) [5]. On the other hand, other architectures use
linear power ampliﬁers under speciﬁc conﬁgurations in order to achieve a high eﬃcient
ampliﬁcation, this is the case of architectures like Envelope Tracking (ET) [6] and all
those architectures based on dynamic supply. However, it is important to mention
that the power ampliﬁer architectures are not limited to use purely linear, or non-
linear ampliﬁers, instead, there exist others that use both types of ampliﬁers to achieve
a high eﬃcient and linear ampliﬁcation. These architectures include the Doherty Power
Ampliﬁer (DPA) which is widely deployed in current radio-base stations working in
L-S-C bands with time varying envelope signals as WiMax, WLAN, etc. Using the
DPA drain eﬃciencies up to 70% have been reported for output powers between 5 W
3and 10 W [7, 8, 9, 10], whereas the eﬃciency achieves values around 50% for 250 W
[11].
From the above mentioned architectures EER and ET are two promising am-
pliﬁers for the newer generation radio signals [12, 13]. Omitting the fact that these
architectures use diﬀerent PA classes, both architectures use dynamic power supply
to achieve a high eﬃcient ampliﬁcation. However, both ampliﬁers share a common
drawback as well: They require an envelope ampliﬁer (EA), capable to provide high
eﬃciency and linearity in a wide bandwidth in order to be able to follow accurately the
rapid envelope changes. Such task becomes even more complex when dealing with high
PAPR signals, where the envelope bandwidth extends, theoretically, throughout the
spectrum (in practice between 5 and 7 times the bandwidth of the base-band complex
modulated signal) [14, 15]. However, recently an approach based on the slew-rate limi-
tation [1] and bandwidth reduction [16] of the envelope have been proposed to overcome
this problem, moreover, this technique has shown promising results [17, 18, 19].
1.2 Contributions of this master thesis
Despite of the results presented in the literature using bandwidth and slew-rate re-
duction algorithms [17, 18, 19], there is not yet a transmitter implementing these
techniques in combination with switched ampliﬁcation. Furthermore, the method for
bandwidth reduction proposed in [16] has the main drawback to be an iterative algo-
rithm and therefore, it is not a real time implementable technique. On the other hand,
the method of slew-rate limitation proposed in [1] is a real-time algorithm, but the
resulting signal does not have a clear spectral limitation, which may cause problems
when highly-eﬃcient switched techniques are used.
This master thesis presents the design and implementation of an ET trans-
mitter including an envelope ampliﬁer based on switched ampliﬁcation and algorithms
for slew-rate and bandwidth reduction of the ampliﬁed envelope. The transmitter pre-
sented in this master thesis constitutes a research environment that will allow investi-
gate possible solutions to solve the linearity-eﬃciency trade-oﬀ of the power ampliﬁers.
The design and implementation of the EA includes commercial switching devices driven
by pulsed signals generated by a Field Programmable Gate Array (FPGA) and modu-
lated using Pulse Width Modulation (PWM) and Delta-Sigma Modulation (∆−Σ M)
to achieve an eﬃcient ampliﬁcation. The signals, amplitudes, modulation frequencies
and bandwidths are compatible with current communications standards.
4This master thesis also presents a new algorithm for reduction of the envelope
bandwidth as well as improvements over the slew-rate reduction algorithm presented
in [1]. These improvements were implemented in a FPGA and validated in the imple-
mented transmitter.
1.3 Organization of this master thesis
In addition to this chapter, this master thesis includes the following content:
Chapter 2 includes the state-of-the-art of power ampliﬁcation architectures
for wireless communications. Here, a detailed explanation of the treated power am-
pliﬁer architecture as well as its problems and limitations is presented. This chapter
provides the required theoretical background necessary to understand the development
of this project.
Chapter 3 gives a full description of the design and implementation of all
the parts that comprises the envelope tracking transmitter. This chapter starts giving
a list of the requirements to fulﬁll, and continues with the description of the existing
problems at each stage of the design. Simulations, partial results and proposed solu-
tions to overcome the diﬃculties are fully described for independent parts of the ET
transmitter.
Chapter 4 presents the ﬁnal design of the transmitter. Further tests and
limitations are presented before to integrate all the parts that comprises the ET. This
chapter concludes presenting the ﬁnal implementation and some results that show the
reliability of the design.
Chapter 5 includes the ﬁndings and the conclusions extracted from the de-
velopment of this project, as well as possible improvements and further work.
Appendices include a description of tools used during the development of
this project and some simulations results.
Chapter 2
State of the Art of Power Amplification Strategies for
Wireless Communications
2.1 Power amplifiers
In general, a power ampliﬁer (PA) is deﬁned as a device that increases the power of
an arbitrary input signal. The added power is exhibited at the output signal and is
taken from a DC-input power. PA are classiﬁed depending on the architecture used
to perform the ampliﬁcation. Moreover, each of these conﬁgurations led to diﬀerent
outputs waveforms and eﬃciencies.
The classiﬁcation of the existing PA architectures is referred in the literature
as classes, existing class A,B,C,D,E and F [20]. All these classes, except the class A,
employ various nonlinear, switching, and wave-shaping techniques in order to provide
a linear and eﬃcient ampliﬁcation. However, not all these classes provide a linear
ampliﬁcation, allowing their classiﬁcation in two main groups namely, the linear am-
pliﬁers and the non-liner ampliﬁers. Besides, the PA are also classiﬁed depending on
the conduction angle, making reference to the angle when the ampliﬁer starts to work
if a sinusoid is considered at its input.
2.1.1 Linear amplifiers
The linear ampliﬁers include the classes A and B, although some authors also include
the class AB as an intermedium class between classes A and B [21]. These conﬁgura-
tions are considered linear because the phase and the amplitude of the output signal
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6is linearly related with the amplitude and phase of the input signal. In the following,
a brief description of these topologies is addressed.
Class A
The general class A ampliﬁer is shown in Figure 2.1. In the class A topology the
ampliﬁer remains biased in the active region during all normal operating conditions.
This condition implies that the device is always ready to amplify the input signal but
also that the nominal bias current is nonzero, therefore, there is always some power
dissipation in the device.
The conﬁguration showed in Figure 2.1 reaches a maximum theoretical eﬃ-
ciency of 25 % for an ideal PA, however in RF conﬁguration the resistor RL is replaced
by an inductor, rising its theoretical eﬃciency up to 50 %. The low eﬃciency of the
class A ampliﬁer is mainly due to its never-zero I-V product during its operation, in
fact, the lowest eﬃciency is reached when there is no signal in the input port, in which
case all the power is dissipated in the device.
Despite its low eﬃciency, the class A power ampliﬁer behaves as an ideal power
ampliﬁer regarding its input/output relation. Since the transistor is all the time in the
active region, the ampliﬁcation of the signal is performed over an speciﬁc load line which
design is relative linear to minimize distortion between the input and the output.
Due to the high linearity of this class of ampliﬁer and its low eﬃciency this
ampliﬁers is widely used in applications requiring low power, high linearity and where
the eﬃciency is not critical.
Figure 2.1: Class A ampliﬁer
7Class B
In the class B architecture the power ampliﬁer is not in the active region when the
input signal is zero. This sets its quiescent current to zero and there is no power
dissipation in absence of input. The ampliﬁer enters in the active region when the
input signal crosses the conduction threshold. As result, the ampliﬁcation is linear just
after crossing the threshold.
The classical class B ampliﬁer is an emitter-follower (actually this is the most
used conﬁguration on RF applications), however, it is also used in a push-pull conﬁgu-
ration as Figure 2.2 shows. By using this conﬁguration when the input signal has both
positive and negative values, it is possible the ampliﬁcation of both semi-cycles.
The instantaneous eﬃciency changes with the output voltage and reaches a
maximum theoretical value of 78.5 % for an ideal PA. This eﬃciency is considerably
greater than the exhibited by the class A ampliﬁer, however the main drawback of this
architecture is the crossover distortion caused by the non-conduction region as Figure
2.2 shows.
Iv
CCV−
CCV+
nQ
pQ
Cpi
Cni
Li
Figure 2.2: Class B ampliﬁer
Class AB
The class AB attempts to solve the distortion of the crossover region that the class
B ampliﬁer exhibits. The crossover distortion is virtually suppressed establishing the
biasing of the PA right at the threshold of its operation. As in the case of the class
B, this architecture is used either as a emitter-follower or in a push-pull conﬁguration
(see Figure 2.3) ,to allow ampliﬁcation of signals with positive and negative values.
Nevertheless, it has to be pointed out that distortion can still occur produced by
disparities between the ampliﬁers.
8The class AB reaches eﬃciency values between 50 % and 78 % and is used in
audio as well as applications of low, medium, high and very high frequencies [22] when
variations are introduced over its classical conﬁguration.
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Figure 2.3: Class AB ampliﬁer
2.1.2 Non-linear amplifiers
In those applications where the linearity is not critical and the eﬃciency is the main
concern, the non-linear ampliﬁers are widely used. In contrast to the linear ampliﬁers,
the non-linear ampliﬁers don not exhibit a linear relation between the phase and am-
plitude of the input and output. The non-linear ampliﬁers includes the class C, D, E
and F; in the following, a brief description of this ampliﬁers is addressed.
Class C
In class C the ampliﬁer is biased and controlled by a conduction angle which is set such
that the ampliﬁer is active for less than half of the waveform described by a sinusoid.
However, the load of the ampliﬁer should be tuned to provide a full cycle of output sig-
nal for the fundamental, or resonant frequency. The use of this ampliﬁers is, therefore,
limited for a ﬁxed frequency and produces the lost of the linearity in the ampliﬁcation
process. Nevertheless, its theoretical eﬃciency tends to 100 % when the conduction
angle tends to zero. Unfortunately, 100 % eﬃciency is physically unreachable by the
ampliﬁer and a typical compromise lead to eﬃcies around 85 %
9Class D
This class of ampliﬁer employs at least two active elements whose operate as switches
to create a square signal at the output. The generated signal is then low pass ﬁltered
passing the ﬁrst harmonic to the load. As the current is driven just by the switched-on
active element, then the theoretical eﬃciency is 100 % for an ideal PA. Nevertheless,
due to losses associated to saturation, switching speed and junction capacitances, the
practical eﬃciency is less than 100 % and is inversely proportional to the switching
frequency.
The class D ampliﬁer is widely used in audio applications where eﬃciencies
of more than 90% have been reported for output powers around 10 W [23]. However
due to the degradation of its eﬃciency when the swhitching frequency increases this
topology is not used in high frequency applications.
Class E
In the class E ampliﬁer the active device is used as a switch. Its conﬁguration includes
an RF-choke inductor used as a pull up device and operates as a current source. The
goal in this class of ampliﬁers is to design the load network to reduce the I-V product
over the active device allowing the eﬃciency of an ideal ampliﬁer approach to 100 %.
Class F
Class F ampliﬁers are also based on the tuning of its load to reduce the I-V product
over the active device. In this class of ampliﬁer a resonator is used to block some, or
all, the odd harmonics of the output current. By doing this, a square wave voltage
out-of-phase with the current is created at the output. The voltage output exhibits a
square waveform as well as the current. Therefore, (ideally) the device switch its state
yielding a zero I-V product and so reaching 100% ideal eﬃciency.
2.2 Dynamic supply for high efficient RF amplification
In wireless communications a high eﬃcient ampliﬁcation directly implies an eﬃcient use
of batteries, in the case of mobile devices, and less energy consumption, in the cases of
10
ﬁxed radio bases. On the other hand, the transmitted signals of newer communications
standards are exhibiting higher PAPR as Table 1.1 shows. Moreover, the new standards
are using linear modulations in the transmitted signals, making these signals very
susceptible to non-linear distortions.
With linearity and eﬃciency being crucial aspects in newer communications
standards, using the classical high eﬃcient ampliﬁers presented in the previous section
is not a viable solution becasue the linearity is completely lost. Regarding the linear
ampliﬁers, they fulﬁll the linearity requirement but its eﬃciency is poor. Moreover, in
the presented linear ampliﬁers the eﬃciency is reduced even more when the ampliﬁed
signal exhibits high PAPR. As Figure 2.4a shows, when linear ampliﬁers are used to
amplify signals below its maximum output voltage, the energy that was not used on
ampliﬁcation is wasted as heat. A suitable solution to overcome this problem is to use
an ampliﬁer whose voltage supply is dynamically adjusted depending on the required
output voltage. This approach is illustrated in Figure 2.4b and is know in the literature
as dynamical supply. By implementing this approach, it is saved most of the energy
previously wasted as heat, increasing the total eﬃciency of the radio transmitter in
about 20 %-30 % [24].
(a) Static power supply (b) Dynamic power supply
Figure 2.4: Static and dynamic power supply
Two of the more promising ampliﬁer architectures for the newer generation
radio signals implementing the dynamic supply are the Envelope Tracking (ET) and
the Envelope Elimination and Restoration (EER) architectures [12, 13]. These two
architectures try to achieve a linear and eﬃcient ampliﬁcation by using diﬀerent PA
classes, nevertheless, these architecture face problems in their implementation that are
worth of mention.
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2.2.1 Envelope Elimination and Restoration (EER)
The EER technique was one of the ﬁrst architectures implementing the separation of
the amplitude and phase information. This technique is also known as Khan technique,
making reference to L. R. Khan who introduced this concept for the ﬁrst time in 1952
[5]. Originally this architecture was developed to solve the problem of high cost and
low eﬃciency in single-sideband transmitters where typically a series of cascaded linear
PA were required.
Figure 2.5 shows the block diagram of the EER architecture. It is basically
composed by two paths, namely the amplitude and the Radio Frequency (RF) paths.
In the ﬁrst one, a limiter is used to obtain the zero-crossing of the RF signal. By doing
this, the envelope of the signal is removed while the phase information is preserved.
This turns the PA input into a constant envelope signal, allowing a high-eﬃcient ampli-
ﬁcation using a Switched Power Ampliﬁer (SPA) (Class C,D,E,F). On the other hand,
in the amplitude path the envelope of the RF signal is extracted using an envelope
detector. This envelope is then ampliﬁed proportionally to the RF output using an
Envelope Ampliﬁer (EA). As ﬁnal step, the amplitude information dynamically sup-
plies the RFPA voltage, restoring the amplitude information. Examples of classic
EER systems can be found in [25, 26, 27].
Figure 2.5: Envelope Elimination and Restoration (EER) transmitter architecture
In modern EER, usually a Digital Signal Processor (DSP) is used to generate
the envelope and the I-Q components [28, 13, 19] as Figure 2.6 shows. The phase infor-
mation is obtained modulating to RF the scaled I-Q components. Such conﬁguration
avoids the use of an envelope detector and makes easier the adjustment of possible
misalignment between the two paths. Nevertheless, in this case the EER becomes a
misnomer because there is not elimination of the envelope. However, the name is still in
use [2, 29], although some authors call this conﬁguration polar transmitter [30, 31, 32].
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Anyhow, despite the misnomer, in general the term EER is referred to any system
where the phase-modulated RF signal is ampliﬁed through a nonlinear ampliﬁer and
the envelope signal is used to modulate and amplify the phase-modulated RF signal
whereas polar transmitter refers to all those architectures where amplitude and phase
information are used in the ampliﬁcation process.
22 QI +
∑
22 QI
I
+
22 QI
Q
+
Figure 2.6: Polar transmitter architecture
2.2.1.1 Issues and drawbacks
Delay mismatch
Of crucial importance in this architecture is the synchronization between the input RF
signal and the supply voltage of the RFPA. As shown in Figure 2.5 and Figure 2.6 this
architecture performs the product of the envelope and phase inside the PA, therefore,
these signals should be properly aligned, otherwise it will imply a miss correspondence
between amplitude and phase for each transmitted symbol, which will be exhibited
as non-linear distortion at the output that cannot be corrected even using Digital
Pre-Distortion (DPD).
Simulations presented in [14] indicate that synchronization accuracy around
±20 ns is required for every 1 MHz of RF bandwidth to meet linearity requirements.
However, despite of the importance of the alignment, nowadays delay mismatch is not a
mayor issue due to the wide use of FPGAs and DSP on the transmitter architectures [28,
13, 19]. These processors facilitate the correction of temporal misalignment in the
generated data.
13
Bandwidth expansion and linear amplification
The deﬁnition of constellation as well as the transmission of the signals is usually
done in terms of Cartesian coordinates. However, any signal could be represented
using either Cartesian or polar coordinates. The Cartesian representation is shown in
equation 2.1, where I(t) represents the In-phase component, Q(t) represents the In-
quadrature component and ωc represents the carrier frequency. On the other hand, the
polar representation is shown in equation 2.2, where A(t) represents the amplitude, or
envelope, of the signal, φ(t) represents the phase and ωc the carrier frequency.
s(t) = I(t)sin(ωct)−Q(t)cos(ωct) (2.1)
s(t) = A(t)cos(ωct+ φ(t)) (2.2)
The relation between equations 2.1 and 2.2 is ruled by:
A(t) =
√
I(t)2 +Q(t)2 (2.3)
φ(t) = tan−1
(
Q(t)
I(t)
)
(2.4)
As can be appreciated from equations (2.1) and (2.2), the relation between the
polar and Cartesian representations is not linear. In fact, when a transformation from
Cartesian to Polar is performed, the non-linear relationship between them causes the
polar vectors to lose the band-limited property held on the Cartesian representation.
That is, after a Cartesian to polar conversion, the bandwidths of the envelope and
phase signals are diﬀerent, actually wider, than the corresponding bandwidths of I and
Q signals.
This phenomena is termed bandwidth expansion and turns out to be the-
oretically inﬁnite, i.e. the bandwidth expansion is extended theoretically throughout
the spectrum. For example, consider a two tone signal with carrier frequency ωc and
modulation frequency ωm. The RF signal has a deﬁned and ﬁnite bandwidth around
ωm, but its envelope contains frequency components at dc, 2ωm, 4ωm, 6ωm, 8ωm, .....
etc. However, in practical implementations the bandwidth is considered at least 5 to 6
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times larger than the Cartesian bandwidth signal [14, 15] in order to avoid signiﬁcant
distortion at the output. In general, it could be stated that such bandwidth truncation
is restricted by the maximum allowed distortion at the ﬁnal output.
To illustrate the bandwidth expansion phenomenon in a practical case, con-
sider the 16-QAM signal in Cartesian representation exhibiting a 5 MHz bandwidth.
Such signal is represented on the left side in Figure 2.7a, notice that such Cartesian
representation have a clear and well deﬁned bandwidth spectrum. On the right side,
in Figure 2.7b is shown the equivalent polar representation. Notice that the resulting
amplitude (in blue) and phase (in red) signals do not have a well deﬁned bandwidth
spectrum any longer. Moreover, the spectrum is wider and, as mentioned before, a
good approximation could be considering a bandwidth expansion about 5-6 times the
original bandwidth, i.e. around 25 MHz.
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Figure 2.7: Bandwidth expansion phenomenon for a 16-QAM signal
The distortion caused over the output signal occurs because the information
originally contained on the I-Q signals is now split into two other signals, namely the
envelope and the phase. These signals should be completely preserved in order to avoid
any loss of information, because such losses imply distortion at the output.
In those cases where the envelope and phase signals are directly synthesized by
digital processors (Figure 2.6), the bandwidth expansion could represent an issue due
to the necessity to sample the signal at least twice its bandwidth (in order to hold the
Nyquist criteria). However the developments achieved in DACs and digital processing
allow to overcome this diﬃculty.
On the other hand, the main problem caused by the bandwidth expansion is in
the implementation of dynamic power supply because the information of the amplitude
is used in this process. Therefore, the envelope ampliﬁer should provide a fast enough
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dynamic response. Such requirement is not easy to fulﬁll, and the task becomes even
harder when the eﬃciency is considered.
DC-DC converters satisfying the bandwidth, output power, linearity and eﬃ-
ciency requirements are still matter of study. Current solutions achieve just hundreds
of KHz with output power in the order of mW or several tens of watts in the best cases
[26]
2.2.2 Envelope Tracking (ET)
A block diagram of the ET architecture is shown in Figure 2.8. This architecture is
usually included in the group of polar architectures. However, strictly speaking, the
ET does not belong to this group because the RFPA input signals are not the phase
and amplitude. Instead, its inputs are the RF signal and the envelope of the signal
used to dynamically supply the voltage to the RFPA.
As Figure 2.8 shows, the RFPA input signal is non-constant. This forces to
use a linear PA (Class A, B, AB) in order to avoid distortion on the linear modulated
signal. Given the fact that linear PA are not highly eﬃcient, this architecture attempts
to achieve a high eﬃcient ampliﬁcations relying on the dynamic power supply. The
maximum power saving occurs when the supply is adjusted to the minimum level where
the power ampliﬁer is still linear. In some cases, the PA could even operates at weak
compression.
Figure 2.8: Envelope Tracking transmitter architecture
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2.2.2.1 Issues and drawbacks
Since ET and EER use a similar signal processing, these architectures face common
problems. However, tt is important to remark that the ET technique has been proposed
to improve the eﬃciency of the linear PAs (Class A, B, AB, C) by adapting its power
supply voltage. On the other hand, the EER technique is aimed to improve the eﬃ-
ciency by using a high-eﬃcient non-linear PA that processes a constant envelope phase
modulated signal. In any case, both techniques behave ideally like a highly-eﬃcient
linear PA.
Delay mismatch
Similar to the EER architecture, in the ET architecture the synchronization between
the envelope and the RF input signal of the PA is important even when the product of
the envelope and the phase is not performed inside the PA. The reason is because the
PA should be kept away from the compression point. If there exist a misalignment such
that the compression point is crossed, then it will occur linear distortion in all those
points where the compression point is exceeded. However, if the RFPA never goes
beyond the compression point there is no non-linear distortion, which makes the ET
architecture more robust to delay mistmatch, compared with the EER architecture.
As also occurs in the EER architecture, nowadays delay mismatch is not a
mayor issue due to the wide use of FPGAs and DSP on the transmitter architectures [28,
13, 19] which facilitate the correction of temporal misalignment in the generated data.
Dynamic supply voltage distortion
In the dynamic supply, the maximum power saving occurs when the supply voltage is
adjusted to the minimum level where the PA is still linear, that is, as close as possible
to the compression point. However, a constant adjustment of the power supply implies
a repeatedly change on the PA bias conditions, or equivalently, a repeatedly change on
its input/output relation because the load line is changed. Those changes on the PA's
input/output relation, induces non-linear distortion in the output signal.
Fortunately, the distortion induced by the dynamic supply is not a major issue.
The inclusion of feedback control loops combined with Digital Pre-Distortion (DPD)
techniques allow to compensate the changes in order to achieve a linear ampliﬁcation
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[33, 34, 35, 36, 37].
Bandwidth expansion and linear amplification
This architecture shares the problem of DC-DC converters with the EER architecture:
The bandwidth expansion resulting from the Cartesian to Polar conversion makes diﬃ-
cult to perform the ampliﬁcation of the envelope eﬃciently and provide good linearity
and high voltage outputs simultaneously. DC-DC converters satisfying these charac-
teristics are still matter of study.
2.3 High efficient envelope amplification
The straightforward approach to amplify the envelope of in architectures like EER and
ET is to use a linear regulator to adjust the supply voltage of the RFPA [38]. The
use of linear regulator topology achieves wide bandwidth and good noise performance,
nevertheless, as a counterpart, this solution brings down the eﬃciency achieved using
dynamic supply.
Two of the main attempts to improve eﬃciency are the multilevel converter
[39] (Class G modulator) and the buck converter (Class S modulator) [40].
2.3.1 Class G architecture
The approach of the class G is to use a linear ampliﬁer provided with more than one
power level supply. In order to reduce the power consumption, the class G is provided
with two or more voltage supply power levels and switch between them as the output
signal approaches to each one. That is, if the input signal remains at low levels, the
power supply is adjusted to a level that allows linear ampliﬁcation, reducing this way
the power consumption. This approach is similar to use dynamic supply but it is
adapted just to few discrete levels.
The main concern with this ampliﬁer is the introduction of linear distortion
during the conmmutation from one level to another. However, nowadays the class G
ampliﬁers is ﬁrmly established in powered subwoofers, and current applications use
this class in ADSL telephone-line drivers [41].
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2.3.2 Class S amplifier
The class S architecture attempts to achieve high eﬃciency using switched ampliﬁers.
The input signal is encoded using a modulation to turn the input signal into a pulsed
signal. The pulsed signal is eﬃciently ampliﬁed using a switched ampliﬁer and is later
recovered using a passive ﬁlter at the output of the ampliﬁer. Classical S architecture
employs PWM or ∆− ΣM to modulate the signal.
The theoretical eﬃciency of this architecture is 100 %, because the I-V product
tends to zero in the device. However, there exist switching losses when the commutation
between on and oﬀ states is performed, which means that its eﬃciency is reduced as
the switching frequency increases.
The main drawback of the class S ampliﬁer is the switching frequency neces-
sary to amplify the input signal because this frequency should be several times the
bandwidth of the signal to be ampliﬁed [42]. However, in practice the switching fre-
quency goes up to ﬁve times the bandwidth of the input signal [24]. Such task becomes
complex when this class of ampliﬁer is used to amplify the envelope of the signal be-
cause this is, in general, a wide bandwidth signal, for example for a 4 MHz bandwidth
signal in the Cartesian format, its envelope bandwidth has around 20 MHz, requiring
at least a switching frequency of around 100 MHz.
Another matter of concern is the ﬁlter used at the output. This ﬁlter should
be selective depending on the modulation used as well as provide a high attenuation
in the rejecrted band in order to eliminate the switching noise. On the other hand, the
introduction of a ﬁlter in the architecture induces a delay that should be taken into
account for the alignment of the RFPA input signals.
DC-DC converters satisfying the bandwidth, output power and eﬃciency re-
quirements are still matter of study. Current solutions achieve just hundreds of KHz
with output power in the order of mW or several tens of watts in the best cases [26].
In the mean time, partial solutions like bandwidth and slew-rate envelope reduction
[19, 17] have been proposed in the literature as an alternative to fulﬁll the mentioned
requirements in bandwidth and output voltage.
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2.4 Modulations for switched amplification
The procedure to perform switched ampliﬁcation consists in ﬁrst converting, or mod-
ulating, the signal to be processed into pulses. If a class S ampliﬁer is considered,
the pulses are ampliﬁed using a PA on switched mode and as ﬁnal step the ampliﬁed
output is ﬁltered using a passive ﬁlter. The output of the ﬁlter is (ideally) an ampliﬁed
version of the input signal.
Regarding the initial modulation necessary to amplify the signal, two of the
more used modulation techniques are the Pulse Width Modulation (PWM) and the
Delta Sigma modulation (∆−ΣM). Having in mind the ﬁnal application, an envelope
ampliﬁer, these techniques presents advantages and drawbacks that will be shortly
addressed.
2.4.1 Pulse Width Modulation (PWM)
Pulse width modulation is a well-known technique that has found applications on time
division multiplexers [43, 44], radio frequency transmitters [20], optical data storage
[45], control of ACDC power converters, and the like. Moreover, there exists many
variations regarding the output format and carrier used to modulate the input signal.
However, the following explanation does not address all these possibilities, instead it
is focused on the suitability of the PWM to develop an envelope ampliﬁer. Further
explanations and a deep analysis can be found in [46]
A block diagram of the PWM technique is shown in Figure (2.9). A carrier is
generated and used as reference by a comparator to produce either a high or low
output. As the graphic above the block diagram shows, the comparator yields a high
output (in red) if the input signal (in blue) is above the carrier (in black), otherwise
a low level is exhibited at the output. If an eﬃcient switched ampliﬁcation of the
signal wants to be performed, it has to be done between the PWM output and the low
pass ﬁlter. This sequence represents the basic modulation process behind the PWM,
nevertheless as possible variations the carrier, here showed as a sawtooth signal, could
be a triangular as well or any other variation of these two. Regarding the comparator
output, there exist variations including three or more levels. Anyhow, each of these
approaches yields a diﬀerent spectrum output.
The PWM is a nonlinear process, in fact, once the demodulation is performed,
the overall process results in distortion of the modulating (input) signal. That is, the
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Figure 2.9: Pulse width modulator block diagram
output signal is never going to be the same like the input signal. A particular problem
on the PWM is its inherent noise in the modulated signal, which spectrum resembles
white noise.
Regarding the spectrum of the modulated signal, it is important to point out
that the higher the frequency of the carrier is the further is the ﬁrst spectrum replica
of the base band, and so a less selective ﬁlter is needed to recover the signal. Moreover,
higher carrier frequencies yields better resolution in the modulated signal. This facts
imposes the main limitation on applications where it is required to implement this
architectures on a digital signal processor, because the sampling frequency is limited
by the maximum clock speed of the processor. This limitation results in a trade-oﬀ
between the resolution and the frequency of the carrier because increasing the number
of points that conforms the carrier implies a reduction of its frequency. Not to mention
the resolution losses associated to the number of bits to represent the signal.
The design of the ﬁlter require special attention because its response should
be ﬂat and the rejected band should has enough attenuation to remove the undesired
noise introduced by the carrier replicas and the switching noise
2.4.2 Delta Sigma Modulation (∆− Σ)
This modulation technique is very popular in audio applications and Digital to Ana-
log Converters (DAC) and Analog to Digital Converters (ADC). Diﬀerent to PWM
where the switching noise spectrum resembles white noise, the delta sigma modulator
distributes the quantization error, or noise, such that it is very low in the band of inter-
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est. This characteristic is partially introduced by the oversampling principle which is
the act of sampling the input signal at a frequency higher than the Nyquist frequency
(twice the input signal bandwidth).
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Figure 2.10: First and second order delta-sigma modulators block diagram
Figure 2.10 shows the block diagram of a ﬁrst order Delta-Sigma modulator.
The input signal enters in the system via a summing junction. Then the signal goes
through an integrator which feeds a comparator that performs the one-bit quantization.
The output of the comparator is then fed back to the input summing junction, and is
also the resulting output. Including more integrators in the structure changes the noise
shaping of the modulator. Figure 2.10b shows a second order Delta-Sigma modulator.
Higher order are also possible but not always stable as the ﬁrst and second order showed
in the above ﬁgures.
An analysis of the frequency response of the modulator lead to the noise shape
showed in Figure 2.11. As can be observed in this ﬁgure, the quantization noise is
high pass ﬁltered, pushing it towards the sampling frequency. Increasing the order of
modulator increases the order of this ﬁltering eﬀect.
2
sf
Figure 2.11: Noise shaping on a delta-sigma modulator
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The characteristic noise shaping exhibited by the Delta-Sigma modulator al-
lows to relax the order of the ﬁlter used in the demodulation comparing with the
required in the PWM. Moreover, other Delta-Sigma conﬁgurations allow to modulate
signals, not just in base-band but also at other frequencies.
2.5 Digital Pre-Distortion (DPD)
The basic idea of Pre-distortion is to build a correction module that compensates the
non-linearity of the power ampliﬁer, in this sense, a pre-distorter tries to invert the
nonlinear function of the PA such that, the cascade responses of both PA and pre-
distorter results in a linear response as Figure 2.12 illustrates.
Figure 2.12: Pre-distortion concept block-diagram
The procedure to include a pre-distorter comprise modeling the power ampliﬁer
by taking samples of the inputs and the output of the power ampliﬁer. Based on these
samples a mathematical model is developed and then inverted to produce the opposite
distortion of the exhibited by the power ampliﬁer. This model is then placed at the
input of the ampliﬁer resulting in a linear ampliﬁcation.
The modeling step is a complex task and several mathematical approaches can
be found in the literature. These approaches include Nonlinear Auto-Regressive Moving
Average (NARMA)[47], Volterra series (or pruned Volterra) [48], memory polynomials,
Wienner-Hammerstein models [49] and neural networks among others.
Chapter 3
Envelope Tracking design and implementation
During the design and implementation process of the envelope ampliﬁer, more than
one possible solution was tried in order to achieve the best performance in the ﬁnal
testbed. This chapter addresses a detailed description of the procedure followed to
achieve the ﬁnal design and the limitations found during the process.
This chapter starts giving a full description of the desired structure of the
Envelope Tracing as well as the technical details that have to be accomplished in the
design. Given the fact that during the development limitations related with the avail-
able resources appeared, the subsequent section gives a brief description of the available
resources to develop this project. The following sections include a full description of
the design and implementation as well as simulations results of the partial stages.
3.1 Required structure and technical details
The design of the envelope tracking testbed had to include a reliable and robust conﬁg-
uration because the structure will be used to develop research activities. Due to its end
use, the testbed should allow to work with real and recent communications standards.
As initial requirement the following technical details were considered:
 The envelope ampliﬁer should include a switched ampliﬁer aimed to achieve a
high eﬃcient ampliﬁcation
 Modulation at RF using a 2GHz carrier exhibiting a bandwidth of around 5 MHz
in order to simulate real communications standards.
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 The envelope ampliﬁer should provide peak voltage levels around 30V with cur-
rents up to 2A to the RFPA drain in order to accomplish real radio-base stations
transmission power.
 The structure has to incorporate digital pre-distortion to the RFPA using an
FPGA. So the RFPA inputs and output should be able to be monitored. More-
over, as an innovative research work, the design will include the slew-rate reduc-
tion algorithm described in Section 3.3.
Having in mind the above described restrictions, a general block diagram of how the
testbed should looks like is shown in Figure 3.1
22 QI +
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Figure 3.1: General scheme of the initial design for the ET transmitter
3.2 Environment description
During the design and implementation processes, some limitations related with the
available resources where faced at diﬀerent stages. For this reason, it is worth men-
tioning the main available resources as well as their advantages and disadvantages in
the completeness of the ﬁnal test bench. The following section gives such description
focusing on the speciﬁcations related with the development of this project.
Field Programmable Gate Array (FPGA)
The available FPGA is a Virtex 4 developed by Xilinx Inc, which programming envi-
ronment is the Xilinx ISE. This FPGA includes two Digital to Analog Converters and
two Analog to Digital Converters. The DAC should be driven by a 14-bit ﬁxed-point
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signal with the binary point at the position 13 while the input ADCs is restricted in
the range ±1V. The four converters are restricted to work with a clock speed lower
than 64 MHz. On the other hand, the internal clock is able to work at predeﬁned
frequencies, these frequencies include 20 MHz; 25 MHz; 30 MHz; 33.33 MHz; 40 MHz;
45 MHz; 50 MHz; 60 MHz; 66.66 MHz; 70 MHz; 75 MHz; 80 MHz; 90 MHz; 100 MHz
and 120 MHz. However, since converters are needed then this list is limited to the ﬁrst
eight frequencies.
The number of DACs and ADCs imposed a primary limitation over the im-
plementation: Since it was desired to implement an envelope tracking ampliﬁer with
possibilities to use pre-distortion, it was necessary to monitor the inputs and the out-
put of the power ampliﬁer. The inputs comprise the dynamic voltage supply, i.e. the
ampliﬁed envelope, and the RF signal, which is composed by the I and Q components.
On the other hand, the output is the RF ampliﬁed signal, composed by the ampliﬁed
versions of the I and Q components. Such monitoring would require three outputs and
three inputs from the FPGA point of view, which was not straightforward.
The two DACs would be used to generate the I and Q components, but one
more would be missing to generate the envelope signal. To get around this diﬃculty,
it was created an output from a Light-Emitting Diode (LED) whose status could be
controlled from the programming environment. This LED was removed from the FPGA
board so its output could be used to generate a two levels signal. The measured voltage
at this output was 0V on the oﬀ state and 3.3 V on the on state. This new output
would allow to generate the pulsed envelope signal.
A similar approach to the above described could not be used for the ADCs. To
solve the problem of monitoring three signals, one ADC was used to sample the envelope
while the other had to be used to monitor the I and Q components simultaneously. The
last was possible by sampling the signal at Frequency (IF ) instead of doing it at base-
band. The theoretical explanation and practical implementation of the IF sampling is
fully described in 3.9.
A better understanding about the usage of the FPGA inputs/outputs can be
achieved by means of ﬁgure (3.2) which shows a scheme of the inputs/outputs and the
signal handled by each port.
26
22 QI +
Figure 3.2: Use of the input/output ports of the FPGA
Up-conversion to RF
The up-conversion to RF was performed using a direct up-conversion device from Texas
Instrument model TRF372017EVM. A general block diagram of this up-converter is
shown in Figure (3.3). As the block diagram shows, the up-converter includes its own
local oscillator (LO), moreover this LO could be used on the demodulation to achieve
a coherent demodulation. Further details about this device can be found in [50, 51]
Figure 3.3: Up-converter block diagram (TRF372017EVM)
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RF power amplifier
The ampliﬁed envelope supplied dynamically the voltage to a RFPA included on a Cree
Inc. Eval. Board CGH40010-TB (GaN HEMT transistor, 10 W CW). Speciﬁc details
about this ampliﬁer could be found in [52]
Down-conversion
The down-conversion using a receiver direct down-converter quadrature demodulator
from Texas Instrument. This down-converter is present on the evaluation module
TRF371125 and includes programmable base-band ﬁlters, adjustable dc oﬀset correc-
tion, and buﬀer ampliﬁers to directly drive ADCs. The basic block diagram of this
down-converter is shown in Figure (3.4). Further details regarding this device can be
found in [53, 54]
Figure 3.4: Down-converter block diagram (TRF371125EVM)
Measurement equipment
The measurement equipment consisted on an Agilent Inﬁnium oscilloscope model
DSO90404A for sampling the input and output signals at 2GHz. An Agilent N2783A
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probe for measuring the transistor drain current. An Agilent spectrum analyzer to
visualize the spectrum of the signals. Additionally other general oscilloscopes, voltage
sources and laboratory material were employed.
3.3 Slew-rate reduction algorithm
The slew-rate parameter deﬁnes the maximum possible slope that the PA is able to
follow. Low values in this parameter limits EAs to follow the rapid changes on the
envelope of the signal; if the envelope has a very wide spectrum bandwidth, it means
that the signal contains high frequency components, whose changes the EA is not
able to follow. It does not exist a formal correspondence between the slew-rate and
the bandwidth of any signal, however as will be shown a limitations on the slew-rate
implies a limitation on the bandwidth and vice-verse.
The slew-rate envelope reduction algorithm is fully described in [1]. In short
the algorithm could be described as follows: The envelope signal is processed in real
time to obtain a reduced bandwidth version of it. This processing is based on present
and future values of the original envelope occasioning an small delay that could be
compensated like any other misalignment in the signal paths of either EER or ET
architectures. The algorithm deﬁnes four parameters: The maximum slew rate (±∆M),
the minimum number of steps for going from 0 to 1 on a one-normalized excursion
(N = ∆−1M ), the original envelope signal (E(n)) and the reduced bandwidth envelope
(Es(n)). Moreover the following conditions must be hold:
 At time n, the generated envelope Es(n) must be at least E(n+k)−k∆M in order
to hold Es(n+ k) > E(n+ k) at any subsequent time n+ k
 Es(n − 1) − ∆M < Es(n) < Es(n − 1) + ∆M in order to limit the slew rate
variations
By using a intermediate variable y(n) representing an upper bound of E(n) and a lower
bound of Es(n), the algorithm (in its causal version) could be written as:
y(n−N) = maxi=0,1,2...N{E(n−N + i)− i∆M} (3.1)
Es(n− 1)−∆M < Es(n) < Es(n− 1) + ∆M (3.2)
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Figure (3.5) shows the time and spectral representations of the envelope and
its reduced. As could be observed in this ﬁgure, the smaller is the maximum slewrate
allowed the narrower the bandwidth of the resulting signal is, therefore it exists a direct
relationship between these two parameters.
0
0.2
0.4
0.6
0.8
1
Time
No
rm
al
iz
ed
 
am
pl
itu
de
 
 
Original envelope
Slew-rate limited (N=30)
Slew-rate limited (N=90)
(a) Time representation for the original envelope
(blue), and two diﬀerent slew-rate limitations.
-25 -20 -15 -10 -5 0 5 10 15 20 25 30
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
Frequency (MHz)
Po
w
er
/fr
eq
u
en
cy
 
(dB
/H
z
)
 
 
Original envelope
Slew-rate limited (N=30)
Slew-rate limited (N=90)
(b) Frequency representation for the original en-
velope (blue), and two diﬀerent slew-rate lim-
itations.
Figure 3.5: Time and frequency representation for a 16-QAM signal and its slew-rate
limitation.
3.4 Pulse Width Modulator
3.4.1 Implementation on the FPGA
The main limitation of the pulse width modulator concerning its implementation on
the FPGA was the clock speed of the processor. As explained in Section 2.4.1, in order
to achieve a good result, the clock speed is desired to be as high as possible. In this way,
it would be possible for a ﬁxed bandwidth signal, to achieve a good resolution in the
modulated signal and its ﬁrst replica would be away from base-band in the frequency
spectrum. Nevertheless, the necessity to use both the DAC and ADC, imposes a
maximum clock speed of 60 MHz (see Section 3.2). On the other hand, even if higher
frequencies were allowed on the FPGA clock speed, it wouldn't be possible to work
using those frequencies because the hardware of the envelope ampliﬁer also imposes
limitations. Current technology allow to amplify just few MHz signals when tens of
volts are desired at the output.
In order to simulate quickly and accurately the results that could yield the
FPGA, initially a MATLAB script was developed. This script is shown in Figure A.1
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on Appendix A and considers the signal processing involved in the modulation as well
as the FPGA clock limitation.
By using a 60 MHz clock and diﬀerent input signals, it was determined that the
maximum possible useful bandwidth could be around 2 MHz when a 6 MHz sawtooth
carrier is used. This fact led to use the algorithm presented in Section 3.3, in order to
reduce the envelope slew-rate up to the point when approximately a 2 MHz bandwidth
envelope was achieved. Such reduction was obtained using N = 88 in the algorithm.
A block diagram of the implemented pulse with modulator is shown in Figure
(3.6). For a correct functioning, the input should be limited in the interval [0 1) and
should be represented using a 14-bit ﬁxed-point signal with the binary point at the
position 13 (Q1.13). As Figure 3.6 shows, the carrier is generated using an incremental
one step counter. This counter is limited in the interval [0 9] yielding a frequency
of fcarrier = 60 MHz/10 = 6 MHz. Its output is multiplied by a constant to limit it
in the interval [0 9) and allow its representation using a Q1.13 signal. As ﬁnal step,
a logical comparator is used to determine whether the signal is above or below the
carrier, yielding high or low respectively and so producing the modulated signal.
ba ≥
Figure 3.6: Block diagram of the implemented PWM
3.4.2 Simulation results
Figure 3.7 shows the graphics obtained using the pulse width modulator implemented
on the FPGA. Figure 3.7a shows the envelope of a 16-QAM signal (in blue) and its
reduced slew-rate version (in red) in time domain, whereas Figure 3.7b shows the
spectrum of the reduced slew-rate envelope (in blue) and its modulation using PWM
(in red). As can be observed, it is possible to recover only an spectrum bandwidth of
around 2 MHz. Other conbination of shapes and frequencies of the carrier and input
signal bandwidthl lead to worse results.
Despite the limitation of the input signal bandwidth above explained, it is
important to remark that variations on the PWM technique oﬀers the possibility to
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Figure 3.7: Modulation using PWM and a slew-rate limited envelope
generate pulses exhibiting more than two levels at the output, which led to better
results. However since a LED was used as output to the signal, the only possibility
was to implement the two level approach.
Regarding the demodulation of the signal, a simple low pass ﬁlter is enough
to recover the original signal, or a similar version, since it is impossible to exactly
recover the original one. A digital low pass ﬁlter was synthesized to have an idea
about the appearance of the signal once ampliﬁed and demodulated. At this point it
is worth mentioning that even if the precise demodulator ﬁlter was found in this step,
it is not possible to reproduce in the analog domain the same ﬁlter. There exist many
methods to go from analog to digital domain and vice-verse(e.g. bi-linear transform,
etc.), nevertheless none of them oﬀers exactly the same response, there are always
changes on the phase and magnitude margins in addition to the errors associated with
the circuit components values. However, ﬁltering on the digital domain could give
a good idea about the ﬁnal output in the analog domain. Figure 3.8 shows in time
and frequency representation of the pulse width modulation and demodulation process.
Figure 3.8a shows the original envelope (in blue), the slew-rate limited envelope (in
green) and the resulting signal once the demodulation have been performed (in red).
Notice that the recovered signal is not very similar to the original one in the time
domain. This diﬀerence would not be so crucial if the recovered signal was always
above the original envelope, but if this is not the case, then the PA would be beyond
the compression point. In other words, if the recovered signal was below the envelope
it would mean that the requested output signal is greater than the supply voltage and
therefore the PA becomes unable to amplify its input appearing non-linear distortion
at the output.
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Concerning the spectral representation showed in Figure 3.8b, it should be
emphasized that in the demodulation process a very selective digital ﬁlter with a high
attenuation on the rejected band have been used. However, despite the use of this ﬁlter,
the carrier frequency and its replicas appear in the spectrum of the demodulated signal.
Moreover, in this result no ampliﬁcation of the signal was performed; this suggest that
the analog ﬁlter to be implemented should be very selective and should have a high
attenuation in the rejected band.
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Figure 3.8: Demodulation using PWM and a slew-rate limited envelope
The above results suggest that the PWM is not suitable to amplify the signal
resulting from the slow-rate reduction algorithm. Moreover, since this signal is not
clearly limited in bandwidth and the pulse width modulator allows to recover at most 2
MHz bandwidth, a possible solution seems to be to limit the spectrum of the modulating
signal. Such approach would be studied in the subsequent sections.
3.5 Delta-Sigma Modulator
3.5.1 Implementation on the FPGA
The primary limitation was imposed by the maximum allowed clock speed. As men-
tioned in Section 2.4.2 the higher the clock speed is the further the switching noise
could be pushed away from base-band, that is, far away from the spectrum portion
to be recovered. However, the necessity to use both the DAC and ADC, imposes a
maximum clock speed of 60 MHz (see Section 3.2). On the other hand, even if higher
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frequencies were allowed on the FPGA clock speed, it would not be possible to work
using those frequencies because the hardware of the envelope ampliﬁer also imposes
limitations. Current technology allow to amplify just few MHz signals when decades
of voltage are desired at the output.
Again, in order to simulate quickly and accurately the results that could pro-
vide the FPGA, a MATLAB script was developed. This script is shown in Figure B.1
on Appendix B and considers the signal processing involved for a ﬁrst and second or-
der ∆ − Σ modulation as well as the FPGA clock limitation. Higher orders are not
implemented because those systems could become unstable (see 2.4.2). Nevertheless,
the suitability of higher orders was evaluated using the MATLAB Delta Sigma Toolbox
available in [55].
By using the Delta Sigma Toolbox several orders, gains and oversampling
ratios as well as diﬀerent bandwidth input signals were evaluated. This evaluation lead
to the conclusion that the best possible result is obtained using a second order delta
sigma modulator, including an oversampling ratio of 5 and an inﬁnite gain of when
the input signal has around 2 MHz bandwidth. This fact led to use the algorithm
presented in Section 3.3, in order to reduce the envelope slew-rate up to the point
when approximately a 2 MHz bandwidth envelope was achieved. Such reduction was
obtained using N = 88 in the algorithm.
The block diagram of the implementation of the delta sigma modulator is
shown in Figure 3.9 . For a correct functioning, the input should be limited in the
interval [0 1) and should be represented using a 14-bit ﬁxed-point signal with the binary
point at the position 13 (Q1.13). Notice that the structure of this ﬁlter is the same
structure shown in Figure 2.10b, but here the ﬁlters have been expressed in the time
domain instead of the Z-domain. It is important to remark that the subtractions don
not introduce additional delays, otherwise the system could become unstable. After
going through two ﬁlters the error signal arrives to a logical comparator that is used
to determine whether the signal is above or below the constant, in this way the high
and low outputs are induced and so producing the modulated signal.
3.5.2 Simulation results
Figure 3.10 shows the graphics obtained using the second-order ∆ − Σ modulator
implemented on the FPGA. Figure 3.10a shows the envelope of a 16-QAM signal (in
blue) and its reduced slew-rate version (in red) in time domain, whereas Figure 3.10
shows the spectrum of the reduced slew-rate envelope (in blue) and its modulation
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ba− ba +
1−z
ba ≥
ba +
1−z
ba−
Figure 3.9: Block diagram of the second-order Delta Sigma modulator implemented on
the FPGA
using ∆ − Σ (in red), notice that using this modulation technique a maximum of
2 MHz bandwidth can be recovered at the output.
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Figure 3.10: Modulation using ∆− ΣM and a slew-rate limited envelope
Regarding the demodulation of the signal, similar to the PWM case, a simple
low pass ﬁlter is enough to recover the original signal. In order to make a fair com-
parison it was employed the same ﬁlter used in PWM case. Figure 3.11a shows the
original envelope (in blue), the slew-rate limited envelope (in green) and the result-
ing signal once the demodulation is performed (in red). Notice that compared with
the PWM, the recovered signal seems to be closer to the original signal. Moreover,
it is closer to be above the original envelope, which is a crucial point regarding the
modulation-demodulation processes.
On the other hand, Figure 3.11 shows the spectrum of the slew-rate limited
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envelope (in green), its modulation using Delta Sigma (in blue) and the demodulated
signal (in red). Note that, like in the PWM case, despite of the similarity between the
modulating and demodulated signal in the time domain, the spectral representation
shows that a big part of the spectrum signal have been lost due to the ﬁltering eﬀect
(demodulation). However, the demodulated spectrum does not exhibits the undesired
carrier of the PWM and its replicas.
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Figure 3.11: Demodulation using ∆− ΣM and a slew-rate limited envelope
Once more, similar to the PWM these results suggest that the ∆−ΣM does not
allow to recover completely the signal due to its unclear spectrum limitation. Therefore,
as suggested before, possible solution seems to be to limit the spectrum of the input
signal (slow envelope). Anyhow, comparing the simulation results obtained in the
PWM case and here, it is clear that the ∆− ΣM yields better results.
3.6 A new algorithm for bandwidth reduction
The simulation results of the PWM and ∆−ΣM showed in Sections 3.4.2 and Section
3.5.2 respectively, suggest that the input signal is not adequate to perform these mod-
ulations and recover a good enough result. A simple and short test puts on evidence
this hypothesis: Let us consider the modulating signal, that is, the slew-rate limited
envelope obtained for N=88 using the algorithm presented in Section 3.3. Instead of
modulating this signal, either using PWM or ∆−Σ, it is low pass ﬁltered to check its
time domain representation. Figure 3.12 shows the frequency and time domain repre-
sentations of the slew-rate limited envelope (in blue) and its low pass ﬁltered version
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(in red). As Figure 3.12a shows, the recovered signal is still below the original enve-
lope at some points. Such phenomenon occurs because the slew-rate limiter algorithm
introduce peaks in the time domain when the slew-rate reduction is performed. How-
ever, to represent those peaks in the frequency domain high frequency components are
required. Those components are removing when low pass ﬁltering the signal, and the
peaks cannot be represented any more, occasioning that the signal appears below the
original envelope.
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Figure 3.12: Time and frequency representation for a 16-QAM signal and its slew-rate
limitation ﬁltered.
A possible solution to this problem seems to be limiting clearly the spectrum
of the input signal. Unfortunately a direct low pass ﬁltering of the original envelope
cannot be done directly. This will not ensure that the resulting signal is going to be
above the original envelope in all the points. An indirect way to low pass ﬁlter a signal
is averaging the samples. However, a couple of details are worth of mention: First, the
average have to be done using future and pass samples, and second, even when the
average is performed using both past and future samples, the resulting signal still can
be below the original envelope. These statements will be shortly explained
This problem led to the development of a bandwidth reduction algorithm in
order to have a clear limitation of the bandwidth when the reduction is performed.
Such limitation in bandwidth implies also a limitation on the slew-rate which means
that both switching and linear envelope ampliﬁers would be able to follow the changes
of the signal. Moreover, this bandwidth limitation would allow a better modulation
using either PWM or ∆− ΣM.
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3.6.1 Mathematical formulation
This developement of the algorithm for the bandwidth envelope reduction was inspired
in an image processing technique used to detect the contours of objects in images. The
image processing algorithm is called Snakes and for the sake of simplicity a similar
notation will be used here to describe the bandwidth reduction algorithm. Further
details about the Snake algorithm can be found in [56].
The goal of this new bandwidth reduction algorithm is to create a new envelope
with clear and adjustable spectral limitation such that this new envelope is always above
the original envelope. To do so, this algorithm uses as starting point a constant whose
value is the maximum possible value achieved by the original envelope. For a ﬁxed time
interval, this constant value is iteratively adjusted to the shape of the original envelope
having in mind the spectral limitation, that is, a clear bandwidth limitation. Such
restrictions are fulﬁlled using two main strategies: The ﬁrst one, assigning internal and
external forces in the deformation of the new envelope and the second one, repeating
strategic sample values in combination with averaging.
The external force represents the force that moves the new envelope towards
the original envelope, this force is governed by a gradient which turns out to be the
square of the diﬀerence between the value of the new envelope and the value of the
original envelope at a given iteration and point. It could be thought as the force exerted
by a spring that joints these two curves. For example, let E(n) be the original envelope
and Es(n) the new envelope, where the sub-index s stands for slow making reference
to its slowness in time compared with E(n). The external force, at the sample n and
iteration k, that moves the Es(n) towards E(n) is given then by:
Fext(n, k) = C1 (Es(n, k)− E(n))2 (3.3)
On the other hand, the internal forces are those forces that keep the new
envelope smooth, avoiding in this way the apparition of high frequency components
on the new envelope. Tho achieve this smoothness, the internal forces are based on
derivatives. If the ﬁrst and second order derivatives are considered, then the internal
force, at the sample n and iteration k, is given by:
Fint(n, k) =
∂E(n, k − 1)
∂n
+
∂2E(n, k − 1)
∂n2
(3.4)
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However, continuous derivatives are not deﬁned on the digital domain, instead
Taylor approximations could be used to reproduce their equivalent in the digital do-
main. For the ﬁrst four order derivatives, their Taylor approximations are given by:
Central ﬁrst derivative, fourth order:
∣∣∣∣∂u∂x
∣∣∣∣
i
=
−ui+2 + 8ui+1 − 8ui−1 + ui−2
12∆x
(3.5)
Central second derivative, fourth order:
∣∣∣∣∂2u∂x2
∣∣∣∣
i
=
−ui+2 + 16ui+1 − 30ui + 16ui−1 − ui−2
12∆x2
(3.6)
Central third derivative, fourth order:
∣∣∣∣∂3u∂x3
∣∣∣∣
i
=
−ui+3 + 8ui+2 − 13ui+1 + 13ui−1 − 8ui−2 + ui−3
8∆x3
(3.7)
Central fourth derivative, second order:
∣∣∣∣∂4u∂x4
∣∣∣∣
i
=
ui+2 − 4ui+1 + 6ui − 4ui−1 + ui−2
∆x4
(3.8)
Higher orders and detailed explanations to obtain the approximations could
be found in [57, 58, 59]. However, for the sake of simplicity in the following explanation
just the ﬁrsts two order derivatives are considered. Nevertheless, it should be pointed
out that the higher derivatives orders are considered the better the reduction of higher
frequencies is. In a MATLAB script developed to simulate the behave of this algorithm
derivatives up to fourth order were considered. The script is shown in Figure D.1 on
the Appendix D.
Considering the above listed approximations, and using just the ﬁrst and sec-
ond order derivatives, the equation 3.4 could be rewritten as:
Fint(n, k) = |C2 (−E(n+ 2) + 8E(n+ 1)− 8E(n− 1) + E(n− 2))|k−1 +
|C3 (−E(n+ 2) + 16E(n+ 1)− 30E(n) + 16E(n− 1)− E(n− 2))|k−1
(3.9)
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Where C2 and C3 are constants to allow a better adjustment of the inﬂuence
of each term in addition to substitute the denominators of equations 3.5 and 3.6. The
total force is the result of the combination of the external force (equation 3.3) and the
internal forces (equation 3.9). In terms of equation, it could be written as:
Ftotal = Fext − Fint (3.10)
Then a partial result of the new envelope at the iteration k is given by:
E ′(n, k) = Es(n, k − 1)− Fext + Fint (3.11)
The internal and external forces contribute in the deformation of the new
envelope, but even when derivatives up to fourth order are considered, it is not enough
to keep the smoothness and bandwidth limitation. In particular, in the equation 3.11
the resulting signal (E ′(n, k)) may not be band-limited and smooth signal if it is not
ensured Es(n, k− 1) to hold the same property. Moreover, Fext results from E(n) (see
equation 3.3), which has wide bandwidth. This is the reason why the averaging is
introduced in the algorithm.
On the other hand, depending on the constants used to adjust the internal and
external forces, E ′(n, k) (in equation 3.11) could be below the the original envelope
(E(n)). To ensure that the resulting signal is going to be always above, the external
force is set to zero in all those points where E ′(n, k) is below (E(n)). However, since this
breaks the smoothness of the signal, an average has to be performed, usually more than
once, to limit the bandwidth of the signal make it smooth. Once it has been ensured
that the external force is band-limited and smooth, the mathematical operation of the
equation 3.11 is performed and the slow envelope for the next iteration is given by:
Es(n, k + 1) = E
′(n, k) (3.12)
Regarding the averaging process it has to be emphasized that the averaging
performed in this algorithm is based on future and pass samples, otherwise the resulting
signal will be asymmetrically deformed. For example, consider an averaging of 31
samples, for the signal showed in blue color in the Figure 3.13 (the reason to use 31
samples will be shortly clariﬁed). If the average of this signal is computed using only
pass samples, that is the average value of the sample n is based on the average of the
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samples n, n-1, n-2.... n-20, then the resulting signal is the one showed in red color.
On the other hand, if the averaging is computed using a central pivot, that is the
average of the sample n is based on the average of the samples n-10, n-9, n-8.... n-
1,n,n+1,...n+8,n+9,n+10, then the resulting signal is the one showed in green color. As
can be deduced then, pass and future samples are required in order to keep symmetry
on the averaged signal, moreover, it is necessary to use an odd number of samples
otherwise the symmetry is also broken. The counterpart of this averaging method is
the introduction of delays, that has to be compensated before the transmission of the
signal.
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Figure 3.13: Averaging process
The number of samples to be averaged is closely related to the bandwidth of
the signal desired to achieve. For instance, if it is desired to limit the bandwidth to
BW , and the clock speed of the FPGA is Fs then the number of points to average
would be N = Fs/BW . Therefore, for a bandwidth restriction of 2 MHz, the number
of samples to average is N = 60MHz/2MHz = 30, but since the number of samples
should be odd, the closest odd number is N = 31
The averaging process using a central pivot produces a uniform deformation.
Nevertheless, the resulting signal still can go below the original one performing this
average. However, this is not the case in this algorithm, since the averaging process is
performed on the external forces which is later subtracted from the slow envelope of the
previous iteration. In this case, the performance of the average repeatedly in the same
iteration will led to have a better bandwidth limitation but if the process is performed
in excess the variations of the slow envelope are reduced. This is not desirable because
it implies a reduction of the expected eﬃciency in the envelope tracking architecture;
remember that the ideal case is to supply the RFPA voltage with a signal as similar
as possible to the envelope of the RF signal to be transmitted. Figure 3.14 shows the
eﬀect of performing up to three averages in the ﬁrst iteration. As can be seen in this
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ﬁgure, the more times the averaged is performed the smoother is the signal and the
better is the bandwidth limitation, but the envelope tends to be a constant
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Figure 3.14: Eﬀect of the number of averages in one iteration
Figure 3.15 shows bandwidth reduction algorithm results in both, time and
frequency domain. This results were obtained using ﬁve averages at each iteration.
The bandwidth limitation was set to 3.5 MHz. Notice that most of the information in
frequency is contained inside this bandwidth and the slow envelope is always above the
original envelope no matters the number of iterations. The main diﬀerence regarding
the number of iterations is that the higher is the number of iterations the better
adjusted is the slow to its original version and still preserving the bandwidth limitation.
This implies a better eﬃciency in the envelope architecture.
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Figure 3.15: Eﬀect of the number of iterations using ﬁve averages
On the other hand, Figure 3.16 compares the results obtained in time and
frequency domain for the slew-rate reduction algorithm, when N = 87 is used, and the
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Figure 3.16: Comparison between the slew-rate reduction algorithm and the bandwidth
reduction algorithm
results obtained for the bandwidth reduction algorithm, using ﬁve averaging at each
iteration for a 2 MHz bandwidth limitation.
The above presented graphics show that the bandwidth reduction algorithm
performs a clearer limitation in frequency compared to the slew-rate reduction al-
gorithm. Moreover, slew-rate limitation is achieved as well since high variation are
avoided in the slow envelope. However, it has to be pointed out that the implemen-
tation of this algorithm on a FPGA is not straightforward. The necessity to perform
loops, replication of samples and modiﬁcation of present, pass and future samples
of the signal during several iterations, make diﬃcult its implementation in real time,
not to mention the associated computational load. However it is part of further work
to ﬁnd a suitable way to implement this algorithm on a FPGA. In the mean time,
in order to validate the performance of this algorithm, once that the slow envelope
was computed in MATLAB, a shared memory (memory included in XILINX ISE to
transfer values from MATLAB to the FPGA) was used to transfer this signal to the
FPGA and simulate its modulation using PWM and Delta-Sigma. Results are showed
in the following section.
3.6.2 Simulation results using Pulse Width Modulation
The simulation of the PWM was done using the structure explained in section 3.4.1.
The results of the simulation in time and frequency domain are shown in Figure 3.17.
Note that in Figure 3.17a the demodulated signal is not always above the original
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Figure 3.17: Modulation using PWM and the bandwidth reduction algorithm
envelope. However, this signal is closer to the be above the original envelope compared
with the signal demodulated when the slew-rate reduction algorithm is used (see Figure
3.8a). The reason to this fact is that most of the information is contained inside the
recuperated bandwidth. However, the reason that the signal goes below could be either
because the complete signal is not recovered o because the carrier replicas of the pulse
width modulator that remains in the spectrum introduce some distortion.
3.6.3 Simulation results using Delta-Sigma Modulation
The simulation of the pulse ∆−ΣM was done using the structure explained in section
3.5.1. The results of the simulation in time and frequency domain are shown in Fig-
ure 3.18. Note that in Figure 3.18a the recovered signal is always above the original
envelope, although it is not accurately followed. Comparing this result with the one
obtained using the slew-rate algorithm (see Figure 3.11a), here the resulting signal
follows better the original one. The reason is because most of the information of the
signal is contained inside the recovered bandwidth. Moreover in comparison with the
result obtained using PWM, the signal does not suﬀer the distortion introduced by the
carrier replicas.
The simulations results obtained using PWM and ∆ΣM suggest that this algo-
rithm would allows a better performance of the envelope tracking performance regard-
ing the distortion at the output. However, as mentioned before, its implementation
on a FPGA is not straightforward and so a diﬀerent approach had to be found to get
around this problem. This situation led to modify the slew-rate reduction algorithm,
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Figure 3.18: Modulation using ∆ΣM and the bandwidth reduction algorithm
such that the resulting signal exhibits a clearer limitation in bandwidth. This band-
limitation characteristic was included based on some principles used in the bandwidth
reduction algorithm, as explained in the following section.
3.7 Modifications over the slew-rate reduction algorithm
3.7.1 Mathematical formulation
The diﬃculty to implement the bandwidth reduction algorithm on the FPGA lead to
ﬁnd an alternative solution to improve the results obtained using PWM and ∆−ΣM.
This solution, as the results presented in the previous sections suggest, should be the
incorporation of a clearer bandwidth limitation of the input signal.
On the one hand, when the slew-rate reduction algorithm is used in combina-
tion either with PWM or with ∆ − ΣM, it was observed that cannot be completely
recovered the input signal, partially because of its wide spectral characteristic which
is truncated during the demodulation. However, the algorithm is simple and real time
implementable. On the other hand, when the bandwidth reduction algorithm is used,
the recovered signal is closer to be the equal to the original one, nevertheless the al-
gorithm to reduce the bandwidth is complex and its implementation on FPGA is not
straightforward. Based on these results, a reasonable solution seems to be to ﬁnd
an alternative that incorporates somehow both characteristics: being implementable
in real time implementable and performs bandwidth limitation. Such characteristics
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were found on a system that ﬁrst performs the slew rate limitation and subsequently
a subsystem that limits the bandwidth of the resulting signal.
The subsystems that limits the bandwidth of the slew-rate reduced signal is
based on the mathematical principles used in the bandwidth reduction algorithm, that
is, it is based on the principles of sample replication and averaging (see Section 3.6.1).
However, there exists basically three diﬀerences between the procedure followed in that
algorithm and the one followed here; ﬁrst, in the bandwidth reduction algorithm the
replication of samples and averaging processes are performed over a partial result (the
external force) which is later used to compute the slow envelope. On the other hand,
here those two processes are performed directly over the slow envelope. To do so, the
replication of the samples takes place around local maxima of the signal, that is, over
the peaks introduced by the slew-rate reduction algorithm.
Second, as consequence of the direct application of replication and averaging
over the slow envelope, it is necessary to take into account an important fact: what
happens if two, or more, consecutive peaks appear during the sample replication. If
the samples are not replicated properly and in enough quantity, it could be the case
that after the averaging, the resulting signals is below the original envelope. A possible
solution to this particularity could be to replicate the maximum sample value during
the consecutive local maxima. Nevertheless, such approach would imply a reduction in
the eﬃciency of the envelope tracking architecture. The most viable solution is then
to replicate only the necessary samples as many times as it is required, that is, the
number of samples to be averaged in order to preserve the local maximum. To do so, if
a local maximum comes after a higher local maximum the replication of the lower local
maximum should take place just on those locations where smaller samples are present.
This process is illustrated in the Figure 3.19: The signal showed in blue has three local
maxima. The replicated samples are those shown in black while the others, the red
samples, are those samples that should be omitted. The highest value is replicated as
many times as necessary (13 times in this case) while the replication of the samples of
the other two local maxima just takes place in those locations where there is no sample
exhibiting a higher value.
In third place, in order to avoid the iterative process, a low pass ﬁlter was
included once it was ensured that the signal was going to be maintained above the
original envelope. Even when the replication and averaging is performed, high fre-
quency components can still remain, occasioned by the discontinuities introduced in
the replication of samples. Those components are partially removed by the averaging,
but a digital low pass ﬁlter can be used to remove them completely and avoid the
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Figure 3.19: Sampling replication process
iterations. However, special attention should be paid to the cut-oﬀ frequency of the
designed ﬁlter, since this frequency should be higher than the equivalent low pass ﬁlter
performed by the averaging process. If this condition is not hold, it cannot be ensured
that the resulting signal is going to be always above the original envelope. In addition,
the ﬁlter has to has a ﬂat response on the passband, otherwise it will induce signal
distortions.
3.7.2 Implementation on the FPGA
Figure 3.20 shows the block diagram of the subsystem that performs the sample repli-
cation and averaging process. Despite it is now shown in the diagram, the slew-rate
reduction algorithm is previously performed. The output of that system is the input of
the subsystem shown below, notice that the input states it. The replication of samples
and averaging is performed twice in order to ensure that the resulting signal is going
to be always above the original envelope.
The subsystem that performs the replication process uses a principle based on
the ﬁrst derivative to detect the local maxima: By using three consecutive samples,
if the subtraction of the ﬁrst two and the last two have diﬀerent sign, the there is a
maximum, or minimum depending on the reference. Once a local maximum is detected
its value is stored in a register and a limited counter is used to count the number of
samples replicated. When the replication is ﬁnished the output of the register yields
zero. The drawback for this structure arises if another local maximum with a lower
value comes, in this case the counter is restarted and a lower sample value is going
to be replicated. This problem is solved by replicating the structure. Each counter
is then independent and consecutive local maxima do not introduce diﬃculties. As a
ﬁnal step, the maximum of the replicated structured and the input signal is computed.
It is important to remark that the delays in the process are adjusted such that the
replication of samples seem to be implemented over past and future samples. However
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Figure 3.20: Block diagram of the implemented slew-rate/band-limitation process
the process is completely causal.
The output of the subsystem that replicates the samples is the averaging sub-
system. The averaging is performed adding the values of a given set of samples and
then dividing by the number of samples included in the set.
The last block corresponds to a low pas ﬁlter, which is used to remove the
remaining high frequency components. As mentioned previously, special attention
should be paid to the cut-oﬀ frequency and the the ﬂatness of the band pass. The
performance of the complete process is shown in Figure 3.21. This ﬁgure shows the
time and frequency representations of the original envelope (in blue), the envelope
when the slew-rate limitation is performed (in red) and the envelope when the signal
is slew-rate/band-limited.
3.7.3 Simulation results using Pulse Width Modulation and Delta Sigma
Modulation
Figure 3.23 shows the modulation and demodulation process when the PWM technique
is used to modulate the slew-rate/bandlimited envelope. Notice that the result is very
similar to the one obtained when the bandwidth reduction algorithm is used. The
recovered signal is not always above the original signal but tries to follow its changes
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Figure 3.21: Comparison between the slew-rate reduction algorithm and the slew-
rate/band-limited envelope.
in the time domain. Regarding the frequency domain it can be seen that most of the
spectral information is recovered, however there is still presence of the PWM carrier
replicas.
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Figure 3.22: Modulation using PWM and the slew-rate/band-limitation process
On the other hand, Figure 3.23 shows the process of modulating and demodu-
lating the slew-rate/bandlimited signal when the ∆−ΣM is used. Notice that similar
to the result obtained using the bandwidth reduction algorithm the demodulated signal
is always above the modulating signal and are very similar in the time domain. Regard-
ing the spectral representation of the signal, it shows that almost all the information
have been recovered.
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Figure 3.23: Modulation using ∆− ΣM and the slew-rate/band-limitation process
3.8 Switching amplifier and filter design
The simulations results presented on the previous sections, showed that the maximum
possible bandwidth signal to amplify would be around 2 MHz. However, in order to
achieve those 2 MHz bandwidth signal, a high frequency signal had to be ampliﬁed up
to voltage levels as high as 30 V. As was explained at the beginning of this chapter
and showed in Figure 3.1, the switching ampliﬁer has to be driven by the FPGA, the
demodulation of the ampliﬁed signal has to be performed by a passive ﬁlter and the
resulting signal has to directly and dynamically supply the voltage of the RFPA. The
following section describes the process and criteria used to design and implement the
envelope ampliﬁer which is composed by a switching ampliﬁer and a passive ﬁlter.
3.8.1 Switching amplifier selection
A switched ampliﬁer consists basically on a transistor, or an array of transistors, that
works between cut-oﬀ and saturation. The ampliﬁcation takes place when the transistor
is driven by a low voltage signal and its supply voltage is higher in magnitude. However,
the driven signal should has enough power to set the ampliﬁer either in cut-oﬀ or in
saturation. On the other hand, it is important to remark that even when a low voltage
signal could goes up to tenths of MHz, like the FPGA output, it is not possible to
amplify this signal as much as desired. A rule of thump that describes the restriction
is given by the product between the bandwidth and the gain, which is considered as a
constant. In this way it is possible either to achieve high frequencies at small gains or
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high gains at low frequencies, but not high frequencies and high gains simultaneously.
As was pointed out in the Section 3.2, the driven signal is restricted to be
generated by the output of a LED, which does not have enough output power to drive
a power transistor. This restriction and the necessity to amplify the signal up to 30 V
lead to the selection of an integral solution provided by Supertex inc. However, it is
important to emphasize that other ampliﬁers were considered before to make the ﬁnal
decision, but it is diﬃcult to ﬁnd switched ampliﬁers that provides high output voltage
at high frequencies. Current technologies allow to achieve switching frequencies up to
30 MHz, approximately, for the desired output voltage. The solution here adopted
included two integrated circuits: A high-speed dual MOSFET driver model MD1211
and an N-and P-Channel MOSFET pair model TC6320.
Concerning the MOSFET driver, the more highlighting are:
 10 ns average rise and fall time with 1000 pF load
 2.0 A peak output source/sink current
 1.8 to 5.0 V input CMOS compatible
 4.5 to 13 V total supply voltage
 Dual matched channels
 Reduced clock skew
 Low input capacitance
On the other hand, the MOSFET pair exhibit the following main characteristics:
 Low threshold
 Low on-resistance
 Low input capacitance
 Fast switching speeds
 Free from secondary breakdown
 Low input and output leakage
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 Independent, electrically isolated N- and P-channels
Further and speciﬁc details can be found in [60] and [61] respectively.
3.8.2 Filter design
After the simulation results showed in previous sections, it was clear that due to par-
ticular restrictions (FPGA clock speed and commutation time for PA) the maximum
possible bandwidth signal to recover, when PWM and ∆−ΣM is used, would be around
2 MHz. Therefore, in the ﬁlter design this cut-oﬀ frequency was considered. The ﬁlter
design was mainly carried out using the tool Filter solutions from Nuhertz technologies
available at [62] in combination with Cadence Design system v16.3.
Before giving the ﬁlter design's details, it is worth mentioning that it is required
to have a ﬂat response in the passband, otherwise, the demodulating process would
introduce distortions in the ampliﬁcation process. On the other hand, the rejection
band has to be high enough to eliminate the switching noise, as well as the carrier
frequency when PWM is used. This fact led to select a Butterworth ﬁlter which oﬀers
the maximum ﬂat response until the cut-oﬀ frequency. On the other hand, the selection
of the cut-oﬀ frequency and the order of the ﬁlter were a trial-and-error processes
because, a priori, the diﬃculty to remove the unwanted spectral noise was unknown.
The estimation of the input and load impedances was one of the main diﬃcul-
ties regarding the ﬁlter design. The ﬁlter synthesis software used allows modifying these
impedances considering them as purely resistive. However, this is not the case in none
of them, instead they are impedances whose values depend on factors like temperature,
driven signal and supplied voltage among others. In any case, this impedance had to
be estimated and considered as purely resistive, otherwise the ﬁlter design becomes
very complex. On the other hand, if this impedance was not taken into account, the
implementation would have yield very diﬀerent results compared to the ones observed
during the simulation design. This was the case of the ﬁrst ﬁlter design, where a rough
estimation of the impedance was done based on the data sheets and it turned out to
be very diﬀerent.
To estimate the input drain impedance of the RFPA, or load impedance of the
ﬁlter, the device was driven by a 16-QAM signal modulated at 2 GHz and exhibiting
a 5 MHz bandwidth. Its voltage supply was dynamically provided by a linear and low
eﬃcient ampliﬁer in order to reproduce a realistic scenario. Under these conditions,
the voltage and the current consumption of the RFPA were measured and this way
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the input drain impedance could be estimated by the ratio of these two. The realized
measurements showed that the drain impedance was almost resistive with a value
around 120 Ω.
On the other hand, the estimation of the SPA's output impedance, or ﬁlter's
input impedance, was carried out using an external resistor. The idea used to estimate
this impedance is illustrated in Figure 3.24. The SPA could be modeled as an ideal
signal generator and an output resistor (Rgen in the ﬁgure). If an arbitrary load is
placed at the output, then the output voltage of the ideal signal generator is going to
be distributed between both resistors.
genR
testR
genR
V
testR
V
genV
Figure 3.24: Scheme to estimate the output impedance of the SPA
Then the SPA's output impedance (Rgen) is estimated by the following rela-
tion:
Rgen =
(
Vgen − VRtest
VRtest
)
Rtest (3.13)
The load resistors (Rtest) varied from 50 Ω up to 330 Ω because the output
impedance is expected to be low. Moreover, since the output impedance could vary
with the frequency, diﬀerent frequencies were included also in the estimation. The
measurements showed that the output impedance was almost resistive and constant in
frequency exhibiting a value around 25 Ω.
To analyze the inﬂuence of the changes in the input and load impedances of
the ﬁlter, a parametric simulation was performed using the Cadence Design system
tool. This type of simulation allows to visualize the inﬂuence of the changes in one
parameter of the circuit. For example, consider the 8th order ﬁlter showed in Figure
3.25.
A parametric simulation was performed varying the input impedance from
53
inR
outR
nH220 Hµ1 Hµ2
nF6.6 nF1.12 nF9.16 nF6.16
Hµ5.1
Figure 3.25: An 8th order ﬁlter circuit schematic
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Figure 3.26: Parametric simulation for an 8th order ﬁlter
10 Ω to 50 Ω at steps of 10 Ω while the other components kept the values showed in the
Figure 3.25 (output impedance remained at 120 Ω). Similarly, a parametric simulation
was performed varying the load impedance from 10 Ω to 160 Ω at steps of 20 Ω while
the input impedance remained at 25 Ω. The results are shown in Figures 3.26a and
3.26b respectively. Note that in both simulations, changes in both impedances produce
changes on the frequency response of the ﬁlter. Moreover, notice that in some cases
the ﬂat response of the ﬁlter is reduced to few KHz.
Although the ﬁlter depicted in Figure 3.25 exhibits drastic changes when the
input/output impedance is altered, it has to be emphasized that there is more than
one possible solution when a ﬁlter is designed. In other words, there exist more than
one possible combination of inductors and capacitors to achieve a similar, or the same,
frequency response. This gives some ﬂexibility to the ﬁnal design. However, usually
component's values indicated by the ﬁlter synthesis software are not the nominal ones;
therefore modiﬁcations over the design have to be done in order to implement the
ﬁlter, not to mention the error associated to the values of the components to assemble
the circuit. All these factors make the design and implementation of the ﬁlter for a
switching envelope ampliﬁer a diﬃcult task.
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One of the assembled printed circuits is shown in Figure 3.27. In this picture
it can be appreciated the SPA (integrated by the IC MD1211 and the TC6320 ), an
8th order ﬁlter and the attenuation network to sample the ampliﬁed envelope using
the FPGA. Voltage regulators are also included as protection. For space reasons,
others implemented designs have not been included in this section. Nevertheless, the
simulations of these ﬁlters as well as their components are listed in Appendix E.
Figure 3.27: Photo of a assembled printed circuit including the SPA and 8th order
demodulation ﬁlter
3.9 Sampling I-Q components at IF and image spectrum
suppression at RF
The restriction of the number of input/output ports of the FPGA explained in Section
(3.2) led to the necessity to sample the I-Q components at IF. To do so, one possible
solution is to transmit the I-Q components at base-band, perform the up conversion
to Radio Frequency (RF) using a local oscillator (LO) at a frequency fLO, and then
use a second LO at frequency fLO − fIF . However, this solution could lead to unde-
sired rotations in the constellation. Another possible solution is to transmit the I-Q
components at IF and perform a mathematical operation such that the upper/lower
sideband is kept and the lower/upper sideband is suppressed. This approach could
be implemented either by hardware or software. In the ﬁrst case, usually there is
not a complete suppression unless the used components are perfectly matched. On
the other hand, the second alternative not only allows to perform the suppression of
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the image spectrum but also to correct any possible misadjustment in the modulation
path. Moreover, since the FPGA was already considered as part of the design, a cheap
and ﬂexible solution was the implementation of the RF image spectrum suppression
by using the software approach.
3.9.1 Mathematical formulation
The RF image spectrum suppression consists of performing a mathematical artiﬁce to
create two I-Q dependent functions modulated at IF such that when those signals go
into the I-Q modulator just one sideband appears at the output. This procedure is
graphically depicted on Figure 3.28
ω
ω
)( RFCos ω
)( RFSin ω
∑
IFIF−
IFIF−
ωIFRF+IFRF −IFRF +−IFRF−−
),(1 QIF
),(2 QIF
Figure 3.28: Principle of the RF image spectrum suppression
The mathematical artiﬁce consists in adding a phase to one of the I-Q modu-
lator input signals. This process and the mathematical computation involved, is better
depicted using a scheme. The Figure 3.29 shows the complete process to achieve the
image spectrum cancellation. Initially the I-Q components are at base-band. One
path modulates the I-Q components at IF using a common I-Q modulator. On the
other hand, the second path introduces a phase shift previously to the I-Q modulation
at IF. At this point, there are two I-Q-dependent signals modulated at IF whose are
modulated to RF using an I-Q modulator once more.
The image spectrum at RF is cancel out when the proper phase is introduced
in one of the I-Q paths. If signals are seen as phasors, it is easy to deduce that the
required phase shift is 90º in Figure 3.29. Intruding this phase the lower sidebands of
the output spectra are going to be added in-phase, while the upper sidebands are going
to be added in counter-phase and therefore disappearing from the spectrum.
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Figure 3.29: Complete diagram of the RF image spectrum suppression
3.9.2 Implementation on the FPGA
The FPGA implementation was realized following the mathematical formulation de-
scribed in the previous section. However, two main diﬃculties where found at this
stage. In the ﬁrst place, the up-converter did not have exactly 90º phase shift to mod-
ulate the I-Q components. As a consequence, the suppression of the image spectrum
was not complete at the output of the modulator. This diﬃculty was overcome intro-
ducing a variable phase shift before the IF modulation and then, by using a spectrum
analyzer, this phase shift was tuned until ﬁnding the value that better suppress the
desired band of the RF spectrum. At this point it has to be emphasized that the
resolution of the FPGA used to introduce the phase shift change played an important
role, since ﬁne tuning was necessary to compensate the small phase misadjustment.
In the second place, the up-converter limited the bandwidth of its input signal.
This imposed restrictions on the frequency used to modulate at IF. Such restriction on
the IF also implies a reduction on the maximum base-band bandwidth to modulate,
because this bandwidth is then limited to be at most twice the IF. However, in practice
it is not feasible to reach this limit because when the demodulation is performed, a
digital ﬁlter has to remove the IF carrier. If this carrier is too close to the base-band
signal, a higher order low pass ﬁlter would be required to recover the signal. This
led to ﬁnd the compromise between this two limitations and an IF of 3.75 MHz and
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a bandwidth of 5 MHz at IF was chosen, which is a realistic bandwidth for current
standards.
A block diagram of the implemented module to remove the image spectrum
at RF is shown in Figure 3.30. Notice that the phase is introduced using a complex
multiplication. The phase, initially represented in the polar format, is converted to
Cartesian representation in MATLAB and then a shared memory is used to transfer
this value and perform the complex product in the FPGA.
∑
∑
Figure 3.30: Block diagram of the implemented RF image spectrum suppression
Chapter 4
Measurements and experimental results
The restrictions mentioned in previous chapters (number of FPGA I/O ports, FPGA
clock speed, etc.) and the proposed solutions to overcome each diﬃculty led to the
scheme shown in Figure 4.1. Concerning the FPGA programming, the blocks depicted
in gray represent the implemented blocks. Those include Cartesian-to-polar conversion
to detect the envelope of the signal, the modiﬁcations over the slew-rate reduction
algorithm (bandwidth limitation), the modulation using PWM and ∆−ΣM, the process
to suppress the RF image spectrum, and the demodulation to base-band.
Concerning the hardware shown in Figure 4.1, the implementations realized
in this project include: the envelope ampliﬁer (constituted by the switching ampliﬁer
and the passive ﬁlter) to amplify the envelope, and the attenuation network to sample
the signal using the FPGA. On the other hand, the Up-converter and Down-converter
were deployed and conﬁgured according with the necessities of this project.
Besides the tests presented in the last chapter, in order to ensure the correct
functioning of each part, further veriﬁcations were performed before connecting all the
parts of the ﬁnal testbed. This chapter addresses these tests and their results as well
as the fgures obtained once all the parts of the testbed are interconnected.
4.1 Testing the image spectrum suppression at RF
In order to test the implementation of the image spectrum suppression, a 16-QAM
signal was generated using the FPGA. As described in Section 3.9, the generated signal
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Figure 4.1: Block diagram of the implmented ET transmitter
had 5 MHz bandwidth at IF, that is, 2.5 MHz bandwidth at base-band. The IF was
set to 3.75 MHz which gives a 1.25 MHz gap between 0Hz and the beginning of the
signal in the spectrum. The up-converter TRF372017EVM (see Section 3.2) was used
to modulate the signal using a 2 GHz carrier translating the spectrum as Figure 4.2
shows.
The RF image spectrum suppression was an try and error process since the
misadjustemt of the I-Q modulator was unknown: A spectrum analyzer was employed
to visualize the spectrum while the phase shift was tuned manually. The phase shift
that better canceled the image spectrum was 92.5º, which means that there was 2.5º
misadjustment on the I-Q modulator. Figure 4.3 shows the resulting spectrum once
the phase compensation was introduced, as well as the channel power of the preserved
band. As observed in Figure 4.3, the maximum channel power achieved without any
distortion introduced by the up-converter was around -24 dBm.
It is important to mention that further improvements can be reached over the
band suppression showed in Figure 4.3. This improvement could be achieved using
a higher bit-resolution to introduce the phase shift compensation. In the results pre-
sented here, a 14-bit ﬁxed-point signal with the binary point at the position 13 was
considered.
Without any ampliﬁcation, the signal shown in Figure 4.3 was demodulated
using the dow-converter model TRF371125 (see Section 3.2) in order to evaluate the
linearity of the process. Ideally, no additional distortion should be added in the process
of up and down conversion. The resulting AM/AM characteristic is shown in Figure
4.4 in red. The ideal input-output characteristic is shown in blue, which exhibits a
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Figure 4.2: Spectrum of a 16-QAM signal without RF image spectrum suppression
perfect correspondence. Notice that the red curve is as straight as the ideal, this
implies that there is no non-linear distortion on the process and there is no saturation
of any device. On the other hand, it is notable that the received signal is thicker than
the ideal one. This phenomenon is caused by memory eﬀects and can be compensated
using an equalizer to compensate for this linear distortion..
4.2 Testing the envelope amplifier
Before using the envelope ampliﬁer as the RFPA's voltage supplier, the design was
tested without load. Subsequently, a 100 Ω resistor was used to emulate the RFPA
impedance. The envelope was generated by the FPGA using a 16-QAM signal ex-
hibiting 2.5 MHz bandwidth at base-band. Before to use either PWM or ∆ − ΣM,
the envelope was processed using the procedure described in section 3.7 (slew-rate
and bandwidth reduction). In the following section, the experimental results and the
problems faced during this test are fully described.
4.2.1 Implementation using Pulse Width Modulation
Setting the FPGA clock at 60 MHz, the envelope ampliﬁer was driven by a PWM
signal. Figure 4.5 shows the ampliﬁcation when no load is connected to the SPA.
As observed, the ampliﬁer is able to follow all the pulses generated by the FPGA.
Nevertheless note that the maximum output voltage achieved was 15 V because when
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Figure 4.3: Channel power in the non-suppressed spectrum
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Figure 4.4: AM/AM curve for up and down conversion without RF ampliﬁcation
higher values were attempted the ampliﬁer melted down. The ampliﬁed signal exhibits
high variations during the commutations due to the intrinsic transient response and the
absence of load. However, the markers placed on its average indicate that the voltage
value is 15 V for the ampliﬁed signal and around 2.2 V for the signal generated by the
FPGA.
The markers placed in Figure 4.5 indicate the duration time of the shortest
pulse in the depicted burst. Note that this value is around 62 ns, forcing the SPA to
commute between turned-on and turned-oﬀ and vice-verse, in this fraction of time.
This condition is considerably relaxed when the FPGA clock speed is lowered to 20
MHz (and keeping the whole conﬁguration used at 60 MHz); in this case the PWM
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Figure 4.5: Ampliﬁcation of the PWM signal generated by the FPGA running at
60MHz. No load placed
carrier is lowered to 2 MHz as well. As Figure 4.6 shows, the narrowest pulse is around
100 ns, which gives more time to the SPA's transient response to disappear.
Figure 4.6: Ampliﬁcation of the PWM signal generated by the FPGA running at
20MHz. No load placed
Once tested the ampliﬁcation of the signal generated by the FPGA and studied
the maximum possible ampliﬁcation, the next step was to test the demodulation of the
signal. Setting the FPGA clock speed to 60 MHz, an analog low pass ﬁlter with 1.5
MHz cut oﬀ frequency and a 100 Ω resistor were placed at the output of the ampliﬁer.
The output signal is shown in Figure 4.8 in color red. For explanatory purposes this
Figure also shows the original envelope of the signal (in blue) and the slow envelope
(in yellow) that were generated by the DACs. Notice that the demodulated signal
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does not follow accurately the modulating signal (slow envelope): at certain points
the demodulated signal is located above, which implies an undesired reduction of the
eﬃciency in the envelope tracking architecture. However, the worst problem arises
when the demodulated signal is below the slow envelope, as occurs in the highlighted
points. In this case, the RFPA would attempt to produce an output greater than its
supply voltage and non-linear distortion would occur in the RF signal due to saturation,
which is going to be manifested as spectral regrowth in the signal spectrum.
Figure 4.7: Slew-rate/band-limited signal and its ampliﬁcation using PWM. FPGA
working at 60MHz,
The problem of having the demodulated signal below the original envelope
cannot be solved lowering the clock speed of the FPGA. As Figure 4.8 shows, even when
using a 20 MHz clock the recovered signal does not follow accurately the modulating
signal. In fact, in this last case the demodulated signal seems to be worse than the
recovered when 60 MHz clock speed was used. The reason of this phenomenon is the
frequency response of the ﬁlter used to perform the demodulation.
Figure 4.8: Slew-rate/band-limited signal and its ampliﬁcation using PWM. FPGA
working at 20MHz,
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If the ﬁlter used to perform the demodulation is selective enough and provides
high attenuation in the rejected band, then the recovered signal will resemble the
original slow envelope. For the shown previously cases, the ampliﬁed signals where
recovered using the FPGA. The ampliﬁed envelope was attenuated and then sampled
using one ADC. Results are shown in Figure 4.9a and Figure 4.9b. Notice that in the
case of using a clock of 20 MHz the analog ﬁlter is not able to attenuate completely the
replicas of the PWM carrier. These frequency components introduce distortion that
can be appreciated in the time domain, therefore the demodulated signal is unable to
follow the changes of the original signal. On the other hand, the ﬁlter used in the
demodulation when the PGFA clock speed was set to 60 MHz FPGA, attenuated good
enough those carrier replicas. In summary, it could be stated that to obtain better
results an accurate and selective ﬁlter has to be used while having a clear bandwidth
limitation in the modulating signal.
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Figure 4.9: Spectrum of the ampliﬁed envelope captured by the FPGA when PWM is
used
It is worth mentioning that when the FPGA clock speed was lowered to 20
MHz the 16-QAM signal was kept with a 2.5 MHz bandwidth at base-band. Such
change was done aimed to show the reduction in eﬃciency. Notice that in the case
of 60 MHz clock speed, the slow envelope tries to follow the envelope changes faster,
which is not the case when a 20 MHz clock speed is used. This inﬂuences directly
on the eﬃciency of the whole system. Remember that ideally the envelope ampliﬁer
should be able to follow accurately the rapid changes of the envelope. However, current
technology limitations do not allow performing such task leading to use a slower version
of the envelope, as a possible solution, to perform the envelope ampliﬁcation.
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4.2.2 Implementation using Delta-Sigma Modulator
A similar procedure to the used for for testing the PWM was performed in this section,
but using the ∆ − ΣM on the slow envelope. However, the results were diﬀerent
because by setting the FPGA clock speed at 60 MHz, the envelope ampliﬁer was unable
to amplify the signal generated by the Delta-Sigma modulator. Moreover, the clock
speed had to be reduced up to 20 MHz since the ampliﬁer was unable to follow higher
frequencies. Figure 4.10 shows the ampliﬁed signal in red, while the ∆−Σ modulated
signal generated by the FPGA is shown in blue. As can be observe in this ﬁgure, the
duration of the pulses can be as short as 533µs, that is, the equivalent to a 20 MHz
signal. In other words, the pulses generated by the Delta-Sigma modulation can be as
short as the maximum FPGA clock speed. This is the reason why the ampliﬁer was
unable to amplify the signal when the FPGA clock speed was set to 60 MHz, because
this implies commuting at t = 1/60MHz = 16ns.
The data-sheet of the switched ampliﬁer [61] (integrated circuit TC6320) spec-
iﬁes that the Turn-oﬀ delay time is 20 ns, while the fall time is 15 ns. This means that
it is required, at least, 35 ns to switch-oﬀ the device, or equivalently the device can
follow a signal exhibiting a maximum frequency of f = 1/35 ns = 28 MHz. However,
this is an estimated limit because when the ampliﬁer was used for the PWM under a
FPGA clock speed of 60 MHz, (see red signal in Figure4.5 ) the transient response is
notable when the ampliﬁed pulse is equivalent to a 16 MHz signal.
Figure 4.10: Ampliﬁcation of the ∆ − ΣM signal generated by the FPGA running at
20MHz. No load placed
Despite of the limitation on the switching frequency, the demodulated signal
followed very well the demodulating signal. Figure 4.11 shows the demodulated signal
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(in red) when the ﬁlter and the 100 Ω resistive load are placed at the output. The slow
envelope is shown in yellow while the original envelope is shown color blue. Notice that
compared to the results obtained in the PWM, the demodulated signal follows much
better the modulating signal. It should be emphasized that for a better comparison,
the ﬁlter employed here was the same used when the PWM signal was driven the SPA
at 20 MHz FPGA speed clock.
Figure 4.11: Slew-rate/band-limited signal and its ampliﬁcation using ∆−ΣM. FPGA
working at 20MHz
Figure 4.12 shows the spectrum of the ampliﬁed envelope captured by the
FPGA. Notice that the recovered signal spectrum is cleaner than the recovered when
PWM is used even when it was used the same ﬁlter. This coincides with the theory
which states that the ﬁlter condition is relaxed in ∆ − ΣM compared with PWM,
because the switching noise is pushed to higher frequencies. Moreover, there is no
presence of carrier replicas as occurs in the PWM, avoiding additional distortions in
the time domain.
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Figure 4.12: Spectrum of the ampliﬁed envelope captured by the FPGA when ∆−ΣM
is used
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4.3 Experimental results employing the complete testbed
According to the results obtained using PWM and ∆ − ΣM it can be stated that the
later oﬀers better performance if the criteria is based on the similarity between the
modulating and the demodulated signals, or even more critical, if it is desired to avoid
that the demodulated signal goes below the original envelope. Nevertheless, it has to be
remembered that a switching ampliﬁcation and envelope reduction is aimed to allow
eﬃcient envelope ampliﬁcation. This was the criteria when the ﬁnal measurements
were acquired, and therefore the PWM at 60 MHz clock speed was used.
After interconnecting all the parts of the Envelope Tracking, the next step was
to synchronize the envelope and the RF signals. This step is critical, as was mentioned
in Section 2.2.2.1. The alignment was performed using the Agilent Inﬁnium oscilloscope
model DSO90404A which allows visualizing signals at 2GHz frequency. Figure 4.13
shows the envelope and the RF signal once the signals were synchronized.
Figure 4.13: Synchronization of the slow-envelope and the RF signal
As can be observed in Figure 4.13, the envelope is always above the RF signal.
However, notice that the scales are not the same for both channels, in fact, the enve-
lope has amplitude bigger than the RF signal, but the scales were set for explanatory
purposes. By having an envelope much bigger than the RF input signal, the Envelope
Tracking architecture is not eﬃcient. As mentioned in Section 2.2 the RFPA works
eﬃciently when works close to the compression point. To bring the RFPA to this point,
the output power of the FPGA was increased gradually up to the point when spectral
regrowth starts to appear. Besides, it has to be pointed out that there exist spectral
regrowth caused by the dynamic supply when considering the slow envelope as well
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(a) Saturation of the RFPA (b) Spectrum of the RF-demodulated signal
Figure 4.14: Spectrum of the transmitted/received signal
(see Section 2.2.2.1). However, when operating above the compression point is crossed,
the spectral regrowth increases much more. This phenomenon can be appreciated in
Figure 4.14a. Notice that even the suppressed image RF spectrum has appeared when
operating beyond the compression point.
Since DPD can compensate for the distortion introduced by the dynamic sup-
ply, the amplitude of the RF signal was set in such way that the RFPA is kept away
from the its compression point. This signal was ﬁrst demodulated to IF using the I-Q
demodulator, as Figure 4.14b shows, and then demodulated to base-band using the
FPGA.
The AM/AM curve of the demodulated signal is shown in Figure 4.15a in red,
whereas the ideal AM/AM curve is shown in blue. Note that in this case the resulting
curve is wider than the curve obtained when the up-conversion/down-conversion is
performed with no ampliﬁcation of the RF signal (see Figure 4.4). This diﬀerence
is caused partially by the non-linearity of the RFPA and partially for the distortion
introduced by the dynamic supply (see Section 2.2).
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Figure 4.15: Data acquired by the FPGA
On the other hand, the ampliﬁed envelope was simultaneously sampled by the
FPGA. Figure 4.15b shows the spectrum of the ampliﬁed envelope in red. The slow
envelope is shown in green and the PWM signal generated by the FPGA in blue. Note
that besides using the same ﬁlter used during the tests with the resistive load, there
is a slightly change on the frequency response of the ﬁlter, which may be produced by
diﬀerences between the real and the estimated input and output impedances.
Chapter 5
Conclusions and future work
In this project the complete procedure followed on the design and implementation of
an envelope tracking transmitter has been described. The ampliﬁcation of the envelope
has been done using a class S ampliﬁer (SPA followed by a passive low pass ﬁlter) and
signal processing techniques to reduce the slew-rate and bandwidth characteristics of
the envelope have been included to allow its ampliﬁcation using SPAs.
The slew-rate reduction of the envelope was performed using the algorithm
described in [1]. However the spectral characteristics of the signal generated by this
algorithm do not allow a straightforward ampliﬁcation using switching techniques.
Instead, it was found that an unclear spectral limitation does not allow recovering
considerably well the signal once the PWM or ∆ − ΣM demodulation is performed.
Therefore, an algorithm to reduce the bandwidth of the envelope was developed to
overcome this diﬃculty. As consequence, the PWM or ∆− ΣM modulated signal was
better recovered after its demodulation. Besides the complexity of this algorithm to be
implement in a FPGA, its mathematical bases allowed to introduce modiﬁcations to the
slew-rate reduction algorithm proposed in [1]. These modiﬁcations were implemented
on the FPGA and made possible the spectral limitation of the envelope that allowed
its ampliﬁcation using SPA.
Two diﬀerent modulation techniques were evaluated to perform the switching
ampliﬁcation, namely the pulse width modulation and the delta-sigma modulation.
This evaluation led to conclude that the ∆ − ΣM does not require a high order low
pass ﬁlter to recover the modulating signal. Moreover, this modulation has more than
one parameter that determines the quality of the ﬁnal output signal and therefore
oﬀers various possibilities to achieve the desired result. Nevertheless, as counterpart
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this modulation needs a fast switching ampliﬁer capable to follow the rapid changes
of the modulated signal, imposing in this way a restriction on the bandwidth of the
modulating signal. On the other hand, the PWM technique does not generate pulses
as short as those generated on the ∆ − ΣM which facilitate its implementation using
switching ampliﬁers. However, the two main drawbacks of PWM are the compromise
between the resolution of the modulation and the proximity of the ﬁrst replica, and
the requirement of a high order ﬁlter to recover the modulating signal due to the
strong presence of the spectral replicas. In any case, the PWM could be preferred over
the ∆ − ΣM because current technologies in switching ampliﬁcation do not allow to
amplify high frequencies at high output powers. However, the use of the slew-rate and
bandwidth reduction algorithm is a solution that can help to cope with the limitations
imposed by current switching technologies.
Special attention should be paid to the design of the low pass ﬁlter to de-
modulate the slow envelope. In particular, to the estimation of the input and load
impedances, which are highly inﬂuential in the ﬁnal frequency response of the ﬁlter.
Cut-oﬀ frequency require also attention since it is desired to avoid as much noise as
possible but also to recover as much bandwidth as possible keeping a ﬂat response in
the passband.
Regarding the image spectrum rejection at RF the results suggest that the
bit-resolution used to perform the operations play a fundamental role since increas-
ing this resolution implies a ﬁner tune on the compensation of the I-Q modulator's
misadjustment.
The further work will be focused in the improvement of the implemented ET
at diﬀerent levels. Concerning the FPGA programming, ﬁnding a suitable and low-
complex way to implement the bandwidth reduction algorithm (or an equivalent) could
led to ﬁnd better results in the modulation/demodulation using PWM and ∆ − ΣM.
On the other hand, the presented results could be considerably improved incorporating
digital pre-distortion aimed to compensate the distortion introduced by the dynamic
supply on the RFPA and the signal processing and ampliﬁcation suﬀered by the enve-
lope, as was done in [19].
At hardware level, other alternatives of SPA could be used for the ampliﬁca-
tion. These alternatives may include the design of a special conﬁguration, as well as
trying integrated solutions available in the market.
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APPENDICES
Appendix A
Pulse Width Modulation
The Pulse with modulation technique was simulated using the following MATLAB
script in order to estimate quickly and accurately the results expected by the FPGA.
The input parameters are:
 f_input: Modulating signal.
 Ts: FPGA clock speed.
 freq_mod: Frequency of the carrier.
 ajust: option that determines if it is desired to adjust the carrier such that the
resulting output appears similar like of the input was normalized between 0 and
1 before to be modulated.
On the other hand, the output parameters are:
 f_PWM: Pulse width modulated signal.
 f_carrier: Exact carrier frequency used in the modulation.
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function [f_PWM,f_carrier]=PWM(f_input,Ts,freq_mod,ajust)
% Translate the carrier frequency into number of samples based on the
% Time Sampling (Ts). If the number of samples does not match exactly,
% then round the freq to the nearest int. towards minus infinite, that is,
% use a freq. slightly higher
N=floor(1/freq_mod/Ts);
% Generate the sawtooth carrier
carrier=linspace(0,1,N);
% Adjust the carrier to match the number of samples of the
% input signal
M=length(f_input)/length(carrier);
carrier=repmat(carrier,[1,floor(M)]);
if rem(length(f_input),length(carrier))˜=0
carrier=[carrier carrier(1:length(f_input)-length(carrier))];
end
% If t is requested, adjust the carrier to produce and output
% similiar to the obtained if the input is normalized between 0 and 1
if ajust==1
minimum=min(f_input);
carrier=carrier*(max(f_input)-minimum);
carrier=carrier+minimum;
max(carrier)
max(f_input)
min(carrier)
min(f_input)
end
% Compute the modulation
f_PWM=zeros(1,length(f_input));
f_PWM(f_input>carrier)=1;
% Notify the actual carrier frequency used
f_carrier=1/N/Ts;
end
Figure A.1: PWM algorithm
Appendix B
Delta Sigma modulation
The following script implements a ﬁrst and second order Delta sigma modulator. A
graphical representation of the second order implementation is depicted in Figure 3.9.
Higher orders modulators require special design because not all those systems are
stable. The inputs for the below listed code are:
 f_input: Modulating signal.
 order: speciﬁes the order of the delta sigma modulator. Could be either order 1
or 2.
On the other hand, the outputs parameters are:
 funcion_DS: Delta sigma modulated signal.
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function [f_DS,temp]=Delta_Sigma(f_input,order)
% Pre-allocate memory
f_DS=zeros(size(f_input));
temp=zeros(size(f_input));
% Compute a frst order D-S modulator
if order==1
for i=2:length(f_input)
temp(i)=temp(i-1)+f_input(i)-f_DS(i);
if temp(i)>0.6
f_DS(i+1)=1;
else
f_DS(i+1)=0;
end
end
% Compute a second order D-S modulator
else if order==2
temp1=0;
for i=2:length(f_input)
temp1=temp1+f_input(i)-f_DS(i);
temp(i)=temp(i-1)+temp1-f_DS(i);
if temp(i)>0.6
f_DS(i+1)=1;
else
f_DS(i+1)=0;
end
end
else % If a higher order was request, launch error message
fprintf(’Invalid filter order’);
return;
end
end
end
Figure B.1: Delta-Sigma modulation algorithm
Appendix C
Slew-rate reduction algorithm
Slew-rate reduction algorithm. For a proper functioning the input signal must be
normalized. Input parameters:
 delta: Number of divisions considered for going from zero to one in a normalized
range.
 f_input: Input signal
On the other hand, the resulting output is:
 Es: Slew-rate limited signal
function [S_R_limited]=slow_envelope(f_input,N)
delta=1/N;
S_R_limited=ones(size(f_input))*max(f_input);
for i = 2:length(f_input)-N
finding=[f_input(i)];
for j = 1:N
finding=[finding f_input(i+j)-j*delta];
end
[y,indice]=max(finding);
S_R_limited(i)=max([y S_R_limited(i-1)-delta]);
end
end
Figure C.1: Slew-rate reduction algorithm
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Appendix D
Bandwidth reduction algorithm
The theoretical bases of this algorithm are presented in Section 3.6.1. For a proper
functioning the input signal must be normalized. The inputs parameter comprises:
 f_input: Input signal.
 Ts: FPGA clock speed.
 Alpha: Constant to regulate the inﬂuence of the ﬁrst derivative.
 Beta: Constant to regulate the inﬂuence of the second derivative.
 Gamma: Constant to regulate the inﬂuence of the third derivative.
 Delta: Constant to regulate the inﬂuence of the fourth derivative.
 k: Constant to regulate the inﬂuence of the external force.
 BW: Bandwidth limitation f the resulting signal.
 n_averages: Number of averaging on each iteration
 n_iterations: Number of iterations
On the other hand, the resulting output is:
 Es: Reduced bandwidth signal
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function [Es]=envelope_reduction(f_input,Ts,alpha,beta,gamma,delta,k,BW...
,n_iterations,n_averages)
% Compute the number of samples to be averaged
N=1/BW/Ts; if rem(N,2)==0 N=N+1; end
M=floor(N/2);
Es=ones(size(f_input));
for i=1:n_iterations
% First derivative
dEs_dt_1=circshift(Es,[0 -1])-Es;
dEs_dt_2=circshift(Es,[0 1])-Es;
% Second derivative
d2Es_dt2=circshift(Es,[0 -1])-2*Es+circshift(Es,[0 1]);
% Third derivative
d3Es_dt3=circshift(Es,[0 -2])-2*circshift(Es,[0 -1])+...
2*circshift(Es,[0 1])-circshift(Es,[0 2]);
% Fourth derivative
d4Es_dt4=circshift(Es,[0 -2])-4*circshift(Es,[0 -1])+...
6*Es-4*circshift(Es,[0 1])+circshift(Es,[0 2]);
% External force
F_ext=(Es-f_input);
% Averaging
for j=1:n_averages
Es2=Es-k*F_ext.ˆ2+(alpha*(abs((dEs_dt_1)-(dEs_dt_2)))+...
beta*(d2Es_dt2)+gamma*d3Es_dt3+delta*d4Es_dt4).*F_ext;
F_ext=replicate_samples(M,find(Es2<f_input),F_ext);
F_ext=central_averaging(M,F_ext);
end
% Compute the new envelope
Es2=Es-k*F_ext.ˆ2+(alpha*(abs((dEs_dt_1)-(dEs_dt_2)))+...
beta*(d2Es_dt2)+gamma*d3Es_dt3+delta*d4Es_dt4).*F_ext;
% Verify if the new envelope is above the original envelope
temp2=find(Es2<f_input);
if isempty(temp2);
Es=Es2;
else
% Else, correct those points
temp2=temp2(find((temp2>N & temp2<length(Es)-N)==1));
F_ext=replicate_samples(M,temp2,F_ext);
temp=central_averaging(M,F_ext);
for m=1:length(temp2)
F_ext(temp2(m)-N:temp2(m)+N)=temp(temp2(m)-N:temp2(m)+N);
end
Es=Es-k*F_ext.ˆ2+(alpha*(abs((dEs_dt_1)-(dEs_dt_2)))+...
beta*(d2Es_dt2)+gamma*d3Es_dt3+delta*d4Es_dt4).*F_ext;
end
end
end
Figure D.1: Bandwidth reduction algorithm
86
function [funcion]=central_averaging(N,funcion)
temp_=zeros(size(funcion));
for j=-N:N
temp_=temp_+circshift(funcion,[0 j]);
end
funcion=temp_/(2*N+1);
end
function [funcion]=replicate_samples(N, location,funcion)
for m=1:length(location)
if (location(m)>N && location(m)<length(funcion)-N)
funcion(location(m)-N:location(m)+N)=0;
end
end
end
Figure D.2: Bandwidth reduction algorithm (continuation)
Appendix E
Filters implementations and simulations
Following the scheme showed in the Figure E.1, the most important four ﬁlters where
designed and implemented using the list of components showed in table E.1.
Figure E.1: General schematic considered in the ﬁlter design
Filter 1 Filter 2 Filter 3 Filter 4
Rin 10 Ohm 10.00 Ohm 25.00 Ohm 25.00 Ohm
L1 1.200 uH 220.0 nH 13.30 uH 1.500 uH
C1 12.00 nF 6.600 nF 1.120 nF 6.600 nF
L2 1.200 uH 1.000 uH 15.00 uH 6.600 uH
C2 9.100 nF 12.10 nF 900.0 pF 14.40 nF
L3 570.0 nH 1.500 uH 11.00 uH 10.00 uH
C3 2.200 nF 16.90 nF 570.0 pF 16.90 nF
L4 2.000 uH 4.700 uH 12.20 uH
C4 16.60 nF 120.0 pF 14.70 nF
Rout 10.0 Ohm 120.0 Ohm 120.0 Ohm 120.0 Ohm
Table E.1: Component values for the designed ﬁlters
Not all the listed components has commercial value. However combination
two, three and even four commercial values allowed the implementation of the ﬁlters
listed above. The response of the original design for each ﬁlter is shown in Figure E.2
However not in all the cases it was consider properly either the input or the
output impedance, or in some cases none of them, occasioning a diﬀerent frequency
response in practice than the obtained during the design. To give an idea about the
inﬂuence of the input and output impedance a parametric simulation was performed
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Figure E.2: Original design of the ﬁlters
for these ﬁve ﬁlters. A parametric simulation is a simulation that simulated the behave
of a circuit when an speciﬁc component change its value. In this case the parametric
simulation was performed for a ﬁxed input impedance when the output is varied or
for a ﬁxed output when the input is varied. To show a more realistic case, in all the
parametric simulations the ﬁxed parameter was either Rin = 25 or Rout = 120.
The parametric simulation for the input impedance vary its value from 10Ω to
50Ω at steps of 10Ω while the output impedance remains at 120Ω. On the other hand
the parametric simulation for the output impedance vary its value from 10Ω to 160Ω
at steps of 20Ω while the input impedance remains at 25Ω.
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Figure E.3: Parametric simulation for Filter 1
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(a) Parametric simulation for the input impedance
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Figure E.4: Parametric simulation for Filter 2
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(a) Parametric simulation for the input impedance
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Figure E.5: Parametric simulation for Filter 3
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(a) Parametric simulation for the input impedance
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Figure E.6: Parametric simulation for Filter 4
